Search results

The application on the Texas Instruments TMS320C5407 DSP board and Stonestreet One?s (SS1) Bluetooth™ daughtercard hardware is intended to show the operation of a Bluetooth Protocol Stack and the Hands-Free and Headset Profiles within the bounds of the eXpressDSP Software Reference Framework level 3 (RF3). The application incorporates several drivers and SS1?s existing Bluetopia® core st

The AD9959 consists of four direct digital synthesizer (DDS)cores that provide independent frequency, phase, and amplitudecontrol on each channel. This flexibility can be used to correct imbalances between signals due to analog processing, such asfiltering, amplification, or PCB layout-related mismatches.Because all channels share a common system clock, they areinherently synchronized. Synchronization of multiple devices is supported.The AD9959 can perform up to a 16-level modulation of fre-quency, phase, or amplitude (FSK, PSK, ASK). Modulation isperformed by applying data to the profile pins. In addition, theAD9959 also supports linear sweep of frequency, phase, or amplitude for applications such as radar and instrumentation. The AD9959 serial I/O port offers multiple configurations to provide significant flexibility. The serial I/O port offers an SPI-compatible mode of operation that is virtually identical to the SPI operation found in earlier Analog Devices, Inc., DDS products. Flexibility is provided by four data pins (SDIO_0/SDIO_1/SDIO_2/SDIO_3) that allow four programmable modes of serial I/O operation.The AD9959 uses advanced DDS technology that provides low power dissipation with high performance. The device incorporates four integrated, high speed 10-bit DACs with excellent wideband and narrow-band SFDR. Each channel has a dedicated 32-bit frequency tuning word, 14 bits of phase offset, and a 10-bit output scale multiplier. The DAC outputs are supply referenced and must be terminated into AVDD by a resistor or an AVDD center-tapped transformer. Each DAC has its own programmable reference to enable different full-scale currents for each channel. The DDS acts as a high resolution frequency divider with the REFCLK as the input and the DAC providing the output. The REFCLK input source is common to all channels and can be driven directly or used in combination with an integrated REFCLK multiplier (PLL) up to a maximum of 500 MSPS. The PLL multiplication factor is programmable from 4 to 20, in integer steps. The REFCLK input also features an oscillator circuit to support an external crystal as the REFCLK source. The crystal must be between 20 MHz and 30 MHz. The crystal can be used in combination with the REFCLK multiplier.The AD9959 comes in a space-saving 56-lead LFCSP package. The DDS core (AVDD and DVDD pins) is powered by a 1.8 V supply. The digital I/O interface (SPI) operates at 3.3 V and requires DVDD_I/O (Pin 49) be connected to 3.3 V. The AD9959 operates over the industrial temperature range of ?40?C to +85?C.APPLICATIONSAgile local oscillators Phased array radars/sonars Instrumentation Synchronized clocking RF source for AOTF

This application report presents the new features available in Code Composer Studio?(CCS) v2 that facilitate efficient project management. The CCS Project Management system has been broadened and improved to include: multi-project/multi-configuration support source code control as well as the ability to interface to external build processes.The material presented in this application note foc

The ADP1706/ADP1707/ADP1708 are CMOS, low dropout linear regulators that operate from 2.5 V to 5.5 V and provide up to 1 A of output current. Using an advanced proprietary architecture, they provide high power supply rejection and achieve excellent line and load transient response with a small 4.7 ?F ceramic output capacitor.The ADP1706/ADP1707 are available in 16 fixed output volt-age options. The ADP1708 is available in an adjustable version, which allows output voltages that range from 0.8 V to 5.0 V via an external divider. The ADP1706 allows an external soft start capacitor to be connected to program the start-up time; the ADP1707 and ADP1708 contain internal soft start capacitors that give a typical start-up time of 100 ?s. The ADP1707 includes a tracking feature that allows the output to follow an external voltage rail or reference.The ADP1706/ADP1707/ADP1708 are available in an 8-lead, exposed paddle SOIC package and an 8-lead, 3 mm ? 3 mm exposed paddle LFCSP, making them not only very compact solutions but also providing excellent thermal performance for applications requiring up to 1 A of output current in a small, low profile footprint. APPLICATIONS Notebook computers Memory components Telecommunications equipment Network equipment DSP/FPGA/microprocessor supplies Instrumentation equipment/data acquisition systems

The AD7705?/ AD7706 are complete analog front ends for low frequency measurement applications. These 2-/3-channel devices can accept low level input signals directly from a transducer and produce serial digital output. The devices employ a ?-? conversion technique to realize up to 16 bits of no missing codes performance. The selected input signal is applied to a proprietary, programmable-gain front end based around an analog modulator. The modulator output is processed by an on-chip digital filter. The first notch of this digital filter can be programmed via an on-chip control register, allowing adjustment of the filter cutoff and output update rate. The AD7705 / AD7706 devices operate from a single 2.7 V to 3.3 V or 4.75 V to 5.25 V supply. The AD7705 features two fully differential analog input channels; the AD7706 features three pseudo differential input channels. Both devices feature a differential reference input. Input signal ranges of 0 mV to 20 mV through 0 V to 2.5 V can be incorporated on both devices when operating with a VDD of 5 V and a reference of 2.5 V. They can also handle bipolar input signal ranges of ?20 mV through ?2.5 V, which are referenced to the AIN(?) inputs on the AD7705 and to the COMMON input on the AD7706.The AD7705 / AD7706 devices, with a 3 V supply and a 1.225 V reference, can handle unipolar input signal ranges of 0 mV to 10 mV through 0 V to 1.225 V. The devices can accept bipolar input ranges of ?10 mV through ?1.225 V. Therefore, the AD7705 / AD7706 devices perform all signal conditioning and conversion for a 2-channel or 3-channel system. The AD7705 / AD7706 are ideal for use in smart, microcontroller, or DSP-based systems. The devices feature a serial interface that can be configured for 3-wire operation. Gain settings, signal polarity, and update rate selection can be configured in software using the input serial port. The parts contains self-calibration and system calibration options to eliminate gain and offset errors on the part itself or in the system. CMOS construction ensures very low power dissipation, and the power-down mode reduces the standby power consumption to 20 ?W typ. These parts are available in a 16-lead, wide body (0.3 inch), plastic dual in-line package (DIP); a 16-lead, wide body (0.3 inch), standard small outline (SOIC) package; and a low profile, 16-lead, thin shrink small outline package (TSSOP).

The PMP5557 is a reference design for a testboard. It's a sepic topology.

This board is the slave unti of PMP4590: adding two more outputs.

The LMZ13610/8 and LMZ12010/8 SIMPLE SWITCHER® power modules are easy-to-use DC-DC solution capable of driving up to a 10A load. They are available in an innovative package that enhances thermal performance and allows for hand or machine soldering. The LMZ13610/8 can accept an input voltage rail between 6V and 36V and the LMZ12010/8 can accept an input voltage rail between 6V and 20V. The devices can deliver an adjustable and highly accurate output voltage as low as 0.8V and as high as 6V. The control structure is constant frequency PWM. The control loop operates well with low ESR output capacitors such as ceramics. The precision enable input allows for programmable UVLO of the input supply. The external soft-start capacitor facilitates a controlled and adjustable startup rise time of the output. The LMZ13610 and LMZ12010 family is a reliable and robust solution with the following features: loss-less cycle-by-cycle valley current limit to protect for over current or short-circuit fault, thermal shutdown, input under-voltage lockout, and will start up into a pre-biased output. Free-running switching frequency is 350 kHz.

The AD1939 is a high performance, single-chip codec that provides four analog-to-digital converters (ADCs) with differential input, and eight digital-to-analog converters (DACs) with differential output using the Analog Devices, Inc. patented multibit sigma-delta (?-?) architecture. An SPI port is included, allowing a microcontroller to adjust volume and many other parameters. The AD1939 operates from 3.3 V digital and analog supplies. The AD1939 is available in a 64-lead (differential output) LQFP package.The AD1939 is designed for low EMI. This consideration is apparent in both the system and circuit design architectures. By using the on-board PLL to derive the master clock from the LR clock or from an external crystal, the AD1939 eliminates the need for a separate high frequency master clock and can also be used with a suppressed bit clock. The DACs and ADCs are designed using the latest Analog Devices continuous time architectures to further minimize EMI. By using 3.3 V supplies, power consumption is minimized, further reducing emissions.APPLICATIONS Automotive audio systems Home Theater Systems Set-top boxes Digital audio effects processors

The CC2530-SE2431L Reference Design contains schematic and layout for the CC2530-SE2431 evaluation module. The reference design demonstrates how to integrate CC2530/CC2531 and SE2431L: and the application note shows the RF performance of the combo and suggests ways for RF layout. For optimum RF performance: the schematic and layout should be copied as closely as possible. This is a 4-layer reference design with both an SMA connector for RF output matched to 50 ohm and an inverted-F PCB antenna.

Internal clock circuitry in the ISO120/121 precision isolation amplifier (ISO amp) can be synchronized to an external clock signal. Synchronization to an external clock can be used to eliminate beat frequencies in multichannel systems or for rejection of specific AC signals and their harmonics.

This application report discusses some of the general attributes of the General Extension Language (GEL) that is supported by and included with Code Composer Studio? (CCStudio) Integrated Development Environment (IDE). Certain features that will be outlined are automated testing with GEL workspace customization and common CCStudio tool usage such as File I/O. GEL will be briefly discussed and th

The ADL5375 is a broadband quadrature modulator designed for operation from 400 MHz to 6 GHz. Its excellent phase accuracy and amplitude balance enable high performance intermediate frequency or direct radio frequency modulation for communication systems.The ADL5375 features a broad baseband bandwidth, along with an output gain flatness that varies no more than 1 dB from 450 MHz to 3.8 GHz. These features, coupled with a broadband output return loss of 14 dB, make the ADL5375 ideally suited for broadband zero IF or low IF-to-RF applications, broadband digital predistortion transmitters, and multiband radio designs.The ADL5375 accepts two differential baseband inputs and a single-ended LO. It generates a single-ended 50 ? output. The two versions offer input baseband bias levels of 500 mV (ADL5375-05) and 1500 mV (ADL5375-15).The ADL5375 is fabricated using an advanced silicon-germanium bipolar process. It is available in a 24-lead, exposed paddle, Pb-free, LFCSP_VQ package. Performance is specified over a ?40?C to +85?C temperature range. A Pb-free evaluation board is also available.Applications Cellular communication systems GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA WiMAX/broadband wireless access systems Satellite modems

TUSB7320, TUSB7340 TUSB73X0 Configuration Options HPA/ICP/CCI-Consumer_Computer_IF/2-App_Reports/SLLA318