Search results

The AD4114 is a low power, low noise, 24-bit, sigma-delta (?-?) analog-to-digital converter (ADC) that integrates an analog front end (AFE) for eight fully differential or 16 single-ended, high impedance (?1 M?), bipolar, ?10 V voltage inputs.The AD4114 integrates key analog and digital signal conditioning blocks to configure eight individual setups for each analog input channel in use. The AD4114 features a maximum channel scan rate of 6.21 kSPS (161 ?s) for fully settled data.The embedded 2.5 V, low drift (?5 ppm/?C), band gap internal reference (with output reference buffer) reduces the external component count.The digital filter allows flexible settings, including simultaneous 50 Hz and 60 Hz rejection at a 27.27 SPS output data rate. The user can select different filter settings depending on the requirements of each channel in the application. The automatic channel sequencer enables the ADC to switch through each enabled channel.The precision performance of the AD4114 is achieved by integrating the proprietary iPassives? technology from Analog Devices, Inc. The AD4114 is factory calibrated to achieve a high degree of specified accuracy.The AD4114 operates with a single power supply that allows simplified use in galvanically isolated applications. The specified operating temperature range is ?40?C to +105?C. The AD4114 is housed in a 40-lead, 6 mm ? 6 mm LFCSP.ApplicationsProgrammable logic controller (PLC) and distributed control system (DCS) modules Instrumentation and measurement

Communicating with the UCD9081; unpowered, in system.

This automotive point-of-load converter generates 3.3V@600mA from an input voltage of 6 to 18V.

TAS5110D6REF Data Report

The LTC6905-X series of parts are precision, fixed frequency, silicon oscillators designed to minimize board space while maximizing accuracy and ease of use.Programmed at the factory to a fixed frequency, the LTC6905-X series of parts need no external trim components. An internal three-state divider allows for division of the master clock by 1, 2 or 4, providing 3 frequencies (for each device).The LTC6905-X series operate with a single 2.7V to 5.5V power supply and provide a rail-to-rail, 50% duty cycle, square wave output. The OE pin will disable the output when brought low and synchronously enable the output when brought high, avoiding pulse slivers.The four products of the LTC6905-X family are: LTC6905-133: fOSC = 133MHz, 66.7MHz, 33.3MHz LTC6905-100: fOSC = 100MHz, 50MHz, 25MHz LTC6905-96: fOSC = 96MHz, 48MHz, 24MHz LTC6905-80: fOSC = 80MHz, 40MHz, 20MHz?The LTC6905-X series of parts are designed with a factory trim option to modify the divider ratios from 1, 2, 4 to 8, 16, 32. A second trim option allows for additional master clock frequencies. For the alternate divider ratios and unlisted frequencies, contact LTC marketing.Protected by U.S. Patents, including 6614313, 6342817.Applications Data Clocks for High Reliability Applications High Vibration, High Acceleration Environments Replacement for Fixed Crystal and Ceramic Oscillators

The AD5674/AD5674R/AD5679/AD5679R are low power,?16-channel, 12-/16-bit, buffered voltage output, digital-to-analog converters (DACs) that include a 2.5 V, 2 ppm/?C internal reference (enabled by default), and a gain select pin, resulting in a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The?devices operate from a single, 2.7 V to 5.5 V supply range and?are guaranteed monotonic by design. The AD5674/AD5674R/AD5679/AD5679R are available in a 28-lead lead frame chip scale package (LFCSP) and incorporate a power-on reset (POR) circuit that ensures that the DAC outputs power up to and remains at zero-scale or midscale until a valid write. The AD5674/AD5674R/AD5679/AD5679R contain a power-down mode that reduces the current?consumption to 2 ?A typical.Product Highlights High channel density: 16 channels in 4 mm ? 4 mm?LFCSP. High relative accuracy (integral nonlinearity (INL)) ?4 LSB maximum. Low drift, 2.5 V, on-chip reference.Applications Optical transceivers Base station power amplifiers Process control (programmable logic controller (PLC) input/output cards) Industrial automation Data acquisition systems

This design note shows how to implement <b>voice</b> quality <b>audio</b> applications without using an external codec using the <b>CC2510</b> and <b>CC2511</b> devices. It includes a code example for

The TIDA-00136 reference design is a high speed serial video interface to connect a remote automotive WVGA TFT LCD display with OpenLDI (LVDS) Interface to a video processing system. It uses TIs FPD-Link II SerDes technology to transmit uncompressed video data over shielded twisted pair or Coax cable. Application examples are rear seat entertainment systems: automotive clusters: and Head Unit Display. This design incorporates the DS99R421Q1-EVK and DS90UR124-Q1 boards together to create the solution.

The LTM9008-14/LTM9007-14/LTM9006-14 are 8-channel, simultaneous sampling 14-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. AC performance includes 73dB SNR and 90dB spurious free dynamic range (SFDR). Low power consumption per channel reduces heat in high channel count applications. Integrated bypass capacitance and flowthrough pinout reduces overall board space requirements.DC specs include ?1LSB INL (typ), ?0.3LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 1.2LSBRMS.The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode).The ENC+ and ENC? inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.Applications Communications Cellular Base Stations Software Defined Radios Portable Medical Imaging Multichannel Data Acquisition Nondestructive Testing

This PMP4507 delivers 3.3V@3A or 5V@2A from a PoE source: standard 13W limit. The converter accepts also an external voltage from an adapter ranging 12V to 54V input.

The ADP1762 is a low noise, low dropout (LDO) linear regulator. It is designed to operate from a single input supply with an input voltage as low as 1.10 V, without the requirement of an external bias supply, to increase efficiency and provide up to 2 A of output current.The low 62 mV typical dropout voltage at a 2 A load allows the ADP1762 to operate with a small headroom while maintaining regulation and providing better efficiency.The ADP1762 is optimized for stable operation with small 10 ?F ceramic output capacitors. The ADP1762 delivers optimal transient performance with minimal board area.The ADP1762 is available in fixed output voltages ranging from 0.9 V to 1.5 V. The output of the adjustable output model can be set from 0.5 V to 1.5 V through an external resistor connected between VADJ and ground.The ADP1762 has an externally programmable soft start time by connecting a capacitor to the SS pin. Short-circuit and thermal overload protection circuits prevent damage in adverse conditions. The ADP1762 is available in a small 16-lead LFCSP package for the smallest footprint solution to meet a variety of applications.APPLICATIONS Regulation to noise sensitive applications such as radio frequency (RF) transceivers, analog-to-digital converter (ADC) and digital-to-analog converter (DAC) circuits, phase-locked loops (PLLs), voltage controlled oscillators (VCOs) and clocking integrated circuits Field-programmable gate array (FPGA) and digital signal processor (DSP) supplies Medical and healthcare Industrial and instrumentation?

This application report provides a system-level functional description of the bq78PL114 circuitry and describes recommended system design and printed-circuit board layout techniques to ensure best performance.

Demonstration circuit DC1708A is a dual-output regulator focused specifically for DDR memory power applications. It is built based on the LTC3634, a high voltage dualchannel, controlled on-time monolithic synchronous buck regulator. The DC1708A has an input voltage range of 3.6V to 15V. The output voltage of the first channel, VDDQ, of the DC1708A has three fixed voltage settings: 1.5V, 1.8V and 2.5V, and is capable of delivering up to 3A of output current. The second channel, VTT, is set to regulate to half the voltage on the VDDQIN pin, which can be either the channel 1 output or an external reference voltage. It can source or sink a maximum of 3A of output current. The LTC3634 also provides a 10mA buffered output of half VDDQIN – VTTR, which is used to provide the reference voltage needed for DDR applications. With the use of a timing resistor, the DC1708A can have its operating frequency programmed from 500kHz to 4MHz. Additionally the DC1708A can be easily synchronized to an external clock, due to an internal phase-locked loop, within this same frequency range. The DC1708A VDDQ output can operate in either Burst Mode® operation or forced continuous mode. In Burst Mode operation, which is the preferred mode of low load current operation, the DC supply current is typically only 1.3mA (both channels) at no load (sleep mode), and less than 15µA in shutdown. In Burst Mode operation or continuous mode operation, the DC1708A is a very efficient circuit at high load currents: over 80% for either channel. The LTC3634 is also capable of 90° or 180° out-of-phase operation, and can allow its output to track an external voltage, either coincidentally or ratiometrically. The LTC3634 comes in a 28-pin QFN package, featuring an exposed pad on the bottom-side of the IC for better thermal performance. All of these features make the DC1708A an ideal circuit for powering DDR memory applications.