Search results

The ADAU1472 is a high quality SigmaDSP? digital audio?processor with a large internal memory, enabling efficient audio?source separation, far field voice capture, speech processing, deep?learning, and advanced audio signal processing. The processor combines the highly optimized Cadence? Tensilica? HiFi? 4?audio/voice processor with custom Analog Devices, Inc.,?instruction extensions for math acceleration, and a flexible input and output architecture. The?HiFi 4 processor supports four 32-bit ? 32-bit multiplier?accumulators (MACs) per cycle with 72-bit accumulators, dual 64-bit memory load, and a native Institute of Electrical and?Electronics Engineers (IEEE) single precision, floating-point multiplier.The ADAU1472 processor offers performance up to 270.336 MHz,?supports low latency, sample by sample audio processing, and?block by block processing paradigms in parallel. The integer?phase-locked loop (PLL) and flexible clock generator hardware?can generate up to 15 audio sample rates simultaneously (8 kHz?to 192 kHz). These clock generators, along with the on-board?asynchronous sample rate converters (ASRCs) and flexible?hardware audio routing matrix, greatly simplify the design of?complex audio systems.The HiFi 4 digital signal processor (DSP) core has 480 kB of L1?memory running at the DSP core clock rate, which consists of?256 kB data random access memory (RAM), 64 kB instruction?RAM, 128 kB data cache, and 32 kB instruction cache, along with?2 MB of L2 system static random access memory (SRAM)?running at one half of the DSP core clock rate. The processor?also supports up to 2 GB of external flash memory to enable the?storage of large data tables and self boot code.Dual on-chip power domains allow low power operation,?including the capability of routing audio through a flexible audio?routing matrix with IOVDD as the only active supply.?The configurable voice detection hardware can detect human?speech onset while operating in a low power state and can?generate both internal DSP and external wake-up signals.The ADAU1472 interfaces with a wide range of analog-to-digital?converters (ADCs), digital-to-analog converters (DACs), digital?audio devices, amplifiers, and control circuitry due to its highly?configurable serial ports, Sony/Philips digital interface?format (S/PDIF) interfaces, and multipurpose input/output?pins. The device can also directly interface with up to 14 pulse?density modulated (PDM) output microphones due to?integrated decimation filters specifically designed for that?purpose. The PDM outputs with integrated interpolation filters?provide direct connectivity to PDM input Class D amplifiers.The processor has two serial peripheral interface (SPI) bus master?control ports that allow the device to communicate with multiple?SPI-compatible devices including support for single, dual, and?quad input/output operation. In addition, the SPI flash port?allows direct memory mapped read access with minimal central?processing unit (CPU) overhead and standalone self boot?operation.The combined high performance DSP core, large RAM, and?small footprint make the ADAU1472 an ideal replacement for?large, general-purpose DSPs that consume more power for the?same processing load.Applications Far field voice interface devices Audio source separation Embedded deep learning for audio Commercial and professional audio processing

DN036 -- CC1101+CC1190 600 kbps Data Rate, +19 dBm Transmit Power Without FHSS in 902-298

DC1436A is a 16-Channel High Voltage Boost LED Driver featuring the LT3754. The LT3754 drives up to 50mA per string and has a maximum LED string voltage of 45V. The VIN terminal is powered from an 8V to 14V input supply and is distinct from the 24V PVIN supply (20V to 28V) for best thermal performance. Overvoltage protection is set at 55V in case the LEDs are removed from the circuit. If the LEDs are opened, the FAULT terminal output flag goes low and reports the fault condition. If one or more of the 16 LED channels is not used, its LED pin or terminal should be tied to VOUT (LED+) to disable it. Multiple channels can be tied in parallel by tying their LED1-LED16 pins together.

The ADP2138 and ADP2139 are high efficiency, low quiescent current, synchronous step-down dc-to-dc converters. The ADP2139 has the additional feature of an internal discharge switch. The total solution requires only three tiny external components. When the MODE pin is set high, the buck regulator operates in forced PWM mode, which provides low peak-to-peak ripple for power supply noise sensitive loads at the expense of light load efficiency. When the MODE pin is set low, the buck regulator automatically switches operating modes, depending on the load current level. At higher output loads, the buck regulator operates in PWM mode. When the load current falls below a predefined threshold, the regulator operates in power save mode (PSM), improving light load efficiency.The ADP2138/ADP2139 operate on input voltages of 2.3 V to 5.5 V, which allows for single lithium or lithium polymer cell, multiple alkaline or NiMH cell, PCMCIA, USB, and other standard power sources. The maximum load current of 800 mA is achievable across the input voltage range.The ADP2138/ADP2139 are available in fixed output voltages of 3.3 V, 3.0 V, 2.8 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, and 0.8 V. All versions include an internal power switch and synchronous rectifier for minimal external part count and high efficiency. The ADP2138/ADP2139 have internal soft start and they are internally compensated. During logic controlled shutdown, the input is disconnected from the output and the ADP2138/ADP2139 draw 0.2 ?A (typical) from the input source.Other key features include undervoltage lockout to prevent deep battery discharge, and soft start to prevent input current overshoot at startup. The ADP2138/ADP2139 are available in a 6-ball wafer level chip scale package (WLCSP).Applications PDAs and palmtop computers Wireless handsets Digital audio, portable media players Digital cameras, GPS navigation units

This is a Wide-Vin SEPIC converter with an operating input voltage range of 6V to 16V: and implements an output of 12V with the capability of supplying 4A of current to load.

This Sepic converter supplies 24V: 60W output power from 16V…43Vin. A damping network has been added to the Sepic ceramic capacitor in order to improve the stability in all conditions.

DN022 -- CC110x CC111x OOK ASK Register Settings

This Ethernet PHY Brick reference design enables Texas Instruments customers to quickly design systems and release them to market: using TI industrial Ethernet PHY transceiver devices: fully compliant to EN5501 Class A EMI requirements. A 50 Pin Interface has been provided to interface with 32-Bit Cortex M4 processor based Controller board. The board has been designed in a small form factor (2 inches x 3 inches) which makes it easy to fit into existing products. This reference design demonstrates the advanced performance of the DP83848K Ethernet PHY transceiver devices: supports 10/100 Base-T and is compliant with IEEE 802.3 standard. The entire reference design operates from a single power supply (5V with On-Board regulator or 3.3V). All other voltages required for the Ethernet PHY transceiver are internally generated.

This reference design is for a complete body weight scale end equipment with body composition capability featuring TI signal chain: power: and connectivity components. With TI's AFE4300 weigh scale/body composition AFE: you can accelerate your body weight scale design or quickly add body composition measurement features to your existing platform. This reference design also includes the full BLE connectivity design for easy interface to BLE enabled smartphones: tablets: etc.

The LTM4677 is a dual 18A or single 36A step-down ?Module? (power module) DC/DC regulator with 40ms turn0on time. It features remote configurability and telemetry-monitoring of power management parameters over PMBus?an open standard I2C-based digital interface protocol. The LTM4677 is comprised of fast analog control loops, precision mixedsignal circuitry, EEPROM, power MOSFETs, inductors and supporting components.The LTM4677?s 2-wire serial interface allows outputs to be margined, tuned and ramped up and down at programmable slew rates with sequencing delay times. Input and output currents and voltages, output power, temperatures, uptime and peak values are readable. Custom configuration of the EEPROM contents is not required. At start-up, output voltages, switching frequency, and channel phase angle assignments can be set by pin-strapping resistors. The LTpowerPlay? GUI and DC1613 USB-to-PMBus converter and demo kits are available.The LTM4677 is pin compatible with the LTM4676A (dual 13A) and is offered in a 16mm ? 16mm ? 5.01mm BGA package available with SnPb or RoHS compliant terminal finish.APPLICATIONS System Optimization, Characterization and Data Mining?in Prototype, Production and Field Environments Telecom, Datacom, and Storage Systems

The AD9648 is a monolithic, dual-channel, 1.8 V supply, 14-bit, 105 MSPS/125 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference. The product uses multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 125 MSPS data rates and to guarantee no missing codes over the full operating temperature range.The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).A differential clock input controls all internal conversion cycles. An optional duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.The digital output data is presented in offset binary, Gray code, or twos complement format. A data output clock (DCO) is provided for each ADC channel to ensure proper latch timing with receiving logic. Output logic levels of 1.8 V CMOS or LVDS are supported. Output data can also be multiplexed onto a single output bus.The AD9648 is available in a 64-lead RoHS compliant LFCSP and is specified over the industrial temperature range (?40?C to +85?C). Applications Communications Diversity radio systems Multimode digital receivers GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA I/Q demodulation systems Smart antenna systems Broadband data applications Battery-powered instruments Hand held scope meters Portable medical imaging Ultrasound Radar/LIDARProduct Highlights The AD9648 operates from a single 1.8 V analog power supply and features a separate digital output driver supply to accommodate 1.8 V CMOS or LVDS logic families. The patented sample-and-hold circuit maintains excellent performance for input frequencies up to 200 MHz and is designed for low cost, low power, and ease of use. A standard serial port interface supports various product features and functions, such as data output formatting, internal clock divider, power-down, DCO/data timing and offset adjustments. The AD9648 is packaged in a 64-lead RoHS compliant LFCSP that is pin compatible with the AD9650/AD9269/AD9268 16-bit ADC?s, the AD9258 14-bit ADC, the AD9628/AD9231 12-bit ADC?s, and the AD9608/AD9204 10-bit ADC?s, enabling a simple migration path between 10-bit and 16-bit converters sampling from 20 MSPS to 125 MSPS.

Applying the Current DAC on the TSC2000, TSC2200, TSC2300, and TSC2301 Touch Screen Controllers

This Verified Design provides the theory: component selection: simulation: PCB design: and measurement details for a low-side voltage-to-current (V-I) converter. The circuit delivers a well-regulated current to a floating load which could include actuators: sensors: motors: LEDs: and many other applications. The design uses the OPA735 small-signal op amp to control an NPN emitter-follower that sources current to the load. The current is accurately regulated by feeding back the voltage drop across a low-side current-sense resistor to the op amp. The rail-to-rail input/output topology of the OPA735 allows for good accuracy even at low currents because there is very little dead-zone" in either the input or output stage. The auto-zero zero-drift technology in the OPA735 allows for great DC performance over temperature.See more TI Precision Designs"

This application report derives a unified model of a bi-directional buck boost converter in either mode of operation using state space averaging technique.

Complete wireless charger set for small Li-Ion battery charging system. The nominal output curent is 30mA on a single cell battery: while the intput comes from an USB source.

Although active filters are vital in modern electronics their design and verification can be tedious and time consuming. To aid in the design of active filters Burr-Brown provides a series of FilterPro™ computer-aided design programs. Using the FILTER42 program and the UAF42 it is easy to design and implement all kinds of active filters. The UAF42 is a monolithic IC which contains the op am

This reference design provides 12V at 10A from a wide range 18V-60V telecom input with greater than 93% efficiency. This design uses the UCC2897A active clamp controller with synchronous rectifiers for an efficient: yet cost effective solution that can operate from either a 24VDC or 48VDC input bus.