Using IBIS Models for Timing Analysis (Rev. A)

Texas Instruments published 04/15/2003

Description

Today?s high-speed interfaces require strict timings and accurate system design. To achieve the necessary timings for a given system input/output buffer information specification (IBIS) models must be used. These models accurately represent the device drivers under various process conditions. Board characteristics such as impedance loading length number of nodes etc. affect how the device d

Texas Instruments
Using IBIS Models for Timing Analysis (Rev. A)

Follow us

Sign up to our newsletter

By pressing the send button, you confirm that you have read and are agreeing to our Privacy Policy and Terms of Use