Description

Certain revisions of the prototype TMX320VC5510 DSP (hereafter referred to as VC5510) support an analog phase-locked loop (APLL) clock generator. This document provides a description of the programming and use of this APLL including the control register description how to program the APLL for the desired clock frequency and how to determine through software whether the device contains a digit