Description

This document descibes the process used to develop and optimize nested loops for the Texas Instruments (TI)(tm) TMS320C6x digital signal processor (DSP). The performance of loops can greatly affect the performance of entire applications. Many loops are nested loops with both an inner and outer loop. To optimize nested loops it is necessary to consider both the inner loop and the outer loop perform