This document illustrates the virtual phase pixel structure and centroid shift and image-area gate timing for interlace operations in virtual phase CCD image sensors.