Description

This application report describes methods to interface TPS57xxx-Q1, TPS65320-Q1 Family, and TPS65321-Q1 devices to an external system clock. It proposes a new AC-coupled interface circuit avoiding any DC-bias conditions on the RT/CLK pin. This document also discusses important design details and provides optimizations of existing clock-interface circuits.