Description

This application report contains implementation instructions for the DDR2 interface contained on the TMS320C6424 digital signal processor (DSP) device. The approach to specifying interface timing for the DDR2 interface is quite different than on previous devices.

The previous approach specified device timing in terms of data sheet specifications and simulation models. The system designer was r