Description

This application report discusses how the performance of high-speed pipeline ADCs can be optimized by designing the right clock circuitry, a good analog input network, as well as how to get the data