Description

This application report describes a method to dynamically increase device frequency in a way that minimizes voltage dips on the board power supply. The PLL’s multiplier can be stepped in 8% steps every 50 reference clocks.