Description

The Dual Clock Compare (DCC) may be configured to provide autonomous real-time monitoring of the average frequency of a signal. This application report illustrates a configuration in which the DCC monitors the average PLL frequency. This comparison triggers an error when the average PLL falls out of a specified range. The accuracy window and the duration over which the frequency is averaged must