Search results

Using the LMH6629 and OPA684 op amps: this reference design deals with the difficulties and limitations of developing very high gain: multistage amplifier circuits. Supported by a full scale application report including theory: simulations: board design and evaluation: this design can be easily adjusted for a given application.

GC5016 AGC Circuit Functional Description and Application Note

TI's optimized solution for power regulation: distribution: and sequencing for Intel SkyLake™ Processor platform. Utilizing high efficiency DC/DC switching regulators and integrated load switches: this design demonstrates regulation of four unique power rails and distribution of 21 different points-of-load. Significant reduction in board area is accomplished with quad-channel load switches and high-efficiency: integrated DC/DC step-down converters. Furthermore: hybrid I2C/GPIO control reduces or eliminates GPIO requirements: thereby simplifying PCB layout. This design operates with an input voltage range of 4.5V to 15V: simulating 2S/3S Li-Ion battery topologies. A PC-based GUI controls on-board power components over a standard USB cable. Real-time power delivery status feedback is provided via on-board LEDs as well as PC graphics.

The HMC987LP5E 1-to-9 fanout buffer is designed for low noise clock distribution. It is intended to generate relatively square wave outputs with rise/fall times < 100 ps. The low skew and jitter outputs of the HMC987LP5E, combined with its fast rise/fall times, leads to controllable low-noise switching of downstream circuits such as mixers, ADCs/DACs or SERDES devices. The noise floor is particularly important in these applications, when the clocknetwork bandwidth is wide enough to allow squarewave switching. Driven at 2 GHz, outputs of the HMC987LP5E have a noise floor of ?166 dBc/Hz, corresponding to a jitter density of 0.6 asec/rtHz - or 50 fs over an 8 GHz bandwidth.The input stage can be driven single-ended or differentially, in a variety of signal formats (CML, LVDS, LVPECL or CMOS), AC or DC coupled. The input stage also features adjustable input impedance. It has 8 LVPECL outputs, and 1 CML output with adjustable swing/power-level in 3 dB steps.Individual output stages may be enabled or disabled for power-savings when not required using either hardware control pins, or under control of a serial-port interface.APPLICATIONS SONET, Fibre Channel,?GigE Clock Distribution ADC/DAC Clock Distribution Low Skew and Jitter Clock?or Data Fanout Wireless/Wired Communications Level Translation High Performance Instrumentation Medical Imaging Single-Ended to Differential?Conversion

The ADL5387 is a broadband quadrature I/Q demodulator that covers an RF/IF input frequency range from 30 MHz to 2 GHz. With a NF = 13.2 dB, IP1dB = 12.7 dBm, and IIP3 = 32 dBm @ 450 MHz, the ADL5387 demodulator offers outstanding dynamic range suitable for the demanding infrastructure direct-conversion requirements. The differential RF/IF inputs provide a well-behaved broadband input impedance of 50 ? and are best driven from a 1:1 balun for optimum performance.Ultrabroadband operation is achieved with a divide-by-2 method for local oscillator (LO) quadrature generation. Over a wide range of LO levels, excellent demodulation accuracy is achieved with amplitude and phase balances ~0.05 dB and ~0.4?, respectively. The demodulated in-phase (I) and quadrature (Q) differential outputs are fully buffered and provide a voltage conversion gain of >4 dB. The buffered baseband outputs are capable of driving a 2 Vp-p differential signal into 200 ?.The fully balanced design minimizes effects from second-order distortion. The leakage from the LO port to the RF port is 60 dBm.The ADL5387 operates off a single 4.75 V to 5.25 V supply. The supply current is adjustable with an external resistor from the BIAS pin to ground.The ADL5387 is fabricated using the Analog Devices, Inc. advanced silicon-germanium bipolar process and is available in a 24-lead exposed paddle LFCSP.APPLICATIONS QAM/QPSK RF/IF demodulators W-CDMA/CDMA/CDMA2000/GSM Microwave point-to-(multi)point radios Broadband wireless and WiMAX Broadband CATVs

Feedback plots simplify the analysis of an op amp's closed-loop AC performance by showing bandwidth and stability conditions as a function of the op amp's gain and phase response. These plots also provide insight into noise performance and the special feedback requirements of circuits such as integrating converters photodiode amplifiers composite amplifiers and active feedback circuits.

There are three Full Compare Units in the Event Manager Module. Each Full Compare Unit has two associated PWM outputs. The time base for Full Compare Units is provided by GP Timer One.This application report presents applications of the Full Compare: up to six PWM three PWM plus three complemented PWM generation in symmetric mode.

The CC1101-CC1190EM 869MHz reference design contains schematics and layout files for the CC1101-CC1190EM 869MHz evaluation module. The reference design demonstrates good techniques for CC1101-CC1190 decoupling and RF layout. For optimum RF performance: these parts should be copied accurately. This is a 4-layer reference design with a discrete balun and an SMA antenna connector designed for a single ended 50 ohm antenna. The RF section has been designed and characterized for operation in the 869.4 - 869.65 MHz frequency sub-band (g3): but can also be used for other frequencies in the European 863 - 870 MHz band.

The AD9228 is a quad, 12-bit, 40/65 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 65 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported and typically consumes The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). The AD9228 is available in an RoHS compliant, 48-lead LFCSP. It is specified over the industrial temperature range of ?40?C to +85?C.PRODUCT HIGHLIGHTSSmall Footprint. Four ADCs are contained in a small, space-saving package. Low power of 119 mW/channel at 65 MSPS. Ease of Use. A data clock output (DCO) is provided that operates at frequencies of up to 390 MHz and supports double data rate (DDR) operation.User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements. Pin-Compatible Family. This includes the AD9287 (8-bit), AD9219 (10-bit), and AD9259 (14-bit).?APPLICATIONSMedical imaging and nondestructive ultrasound Portable ultrasound and digital beam-forming systemsQuadrature radio receivers Diversity radio receivers Tape drives Optical networking Test equipment

The UCC3750 Source-Ringer Controller provides a complete control and drive solution for a four quadrant flyback-based ring generator circuit. The IC controls a primary-side switch which is modulated when power transfer is taking place from input to output. It also controls two secondary switches which act as synchronous rectifier switches during positive power flow. These switches are pulse-widt

The TPS61040 is a highly integrated low-power boost converter capable of delivering output voltages up to 28 V. Additionally using a coupled inductor enables the TPS61040 to be used in applications where higher voltages are required - up to 75 V can be achieved.

This document is a specification for the ELF-based Embedded Application Binary Interface (EABI) for the MSP430 family of processors from Texas Instruments. The EABI defines the low-level interface bet

This board is the slave unti of PMP4590: adding two more outputs.