

## General Description

The AAT3608 is a member of AnalogicTech's Total Power Management IC™ (TPMICTM) product family. It contains a single-cell lithium ion/polymer battery charger, two 800mA switching regulators, and five low dropout (LDO) regulators in a small Pb-free 40-pin 5mmx5mm TQFN package, making it ideal for portable space-constrained systems. The single-input linear charger powers up from an adapter or a USB port. The adapter charge current is programmable with an external resistor or pin selectable between 100mA and 500mA when connected to a USB port. The device integrates a load switch for dynamic power path and features deep sleep mode operation. The step-down regulators are monolithic synchronous converters integrating the compensation network and soft start circuitry. The 1.5MHz operating frequency enables the use of tiny 2.2µH inductors and small 4.7µF output capacitors. External resistors set the output voltage for Buck 1 and Buck 2; the output voltage of Buck 2 is dynamically adjustable with I<sup>2</sup>C. The LDO regulators feature 3% output voltage accuracy over the full operating temperature range. The fast control loop of the LDO regulators also provide excellent transient response with a typical output voltage deviation of 1.5%. The AAT3608 provides protection features to safeguard from over-temperature operation, over-current operation, and a digital thermal loop to protect the battery during battery charging. The device is rated over an ambient temperature range of -40°C to 85°C.



## Features

- 2.7V to 5.5V Operating Input Voltage Range
- Adapter or USB Single Input Linear Charger
- Battery Charger Digital Thermal Regulation
- Battery Temperature Monitoring
- Battery Charger Includes Programmable Timer
- Input Load Switch
- Dual 800mA Monolithic Switching Converters
  - 1.5MHz Switching Frequencies
  - 95% Efficiency
  - Independent Input Power and Ground
  - Buck1 Output Programmable With External Resistors
  - Buck 2 Feedback Voltage is Dynamically Adjustable between 0.5V and 0.7V with I<sup>2</sup>C Interface
- Five Channel LDO Regulators
  - 300mA, Output Adjustable via Two Logic Inputs
  - 80mA, Output Adjustable via I<sup>2</sup>C Interface
  - 50mA, 2.5V Output Voltage
  - 50mA, 3.3V Output Voltage
  - 80mA with 1.2V Fixed Output
  - 3% Accuracy and 1.5% Typical Transient Accuracy
- Very Low Shutdown Current
- Power-On Push Button
- Status Outputs
  - Interrupt, Reset and Status Pins, Low Battery Flag
- Separate Enable Pin for LDO2, LDO4, LDO5, and Buck2 (when mask is removed)
- Over-Current and Over-Thermal Protection
- 5mmx5mm, 40-Pin TQFN Package

## Applications

- GPS
- Handheld Devices
- Mobile Media Players
- MP3
- Portable Navigation


**Typical Application Circuit**



## Pin Descriptions

Pin #	Symbol	Function
1	STAT	Open drain (pull-down) output for battery charging status.
2	ISETA	Input pin for charge current programming for the adapter. Connect a 1.24kΩ resistor to get 800mA of charging current. Can be used to monitor charging current.
3	TS	Battery temperature sense pin with 75μA output current. Connect the battery's NTC 10kΩ resistor from this pin to ground. A Beta range of 3300 to 4000 will place the typical charging temperature between -4°C and 48°C.
4	CT	Charger safety timer pin. A 0.1μF ceramic capacitor should be connected between this pin and GND. Connect directly to GND to disable the timer function.
5	LDO2	Output for LDO2 regulator.
6	INLDO	Input power for LDO regulators.
7	LDO3	Output for LDO3 regulator.
8	LDO1	Output for LDO1 regulator.
9	INLDO	Input power for LDO regulators.
10	LDO4	Output for LDO4 regulator.
11	LDO5	Output for LDO5 regulator.
12	PBSTAS	Open drain (pull-down) output for PWR_ON status. When PWR_ON is high, PBSTAS will be low (after the debounce time). When PWR_ON is low, PBSTAS will be high (or equal to the voltage to which that external pull-up resistor is connected).
13	RESET	Open drain (pull-down) active-low output for reset. After Buck2 is OK, there is a delay of 200ms before RESET goes High. RESET pin is low in shutdown.
14	INT	Open drain (pull-down) active-low output for interrupt. When any of the I <sup>2</sup> C read bits (except the DS_RDY and PWR_DS bits) change state this pin will pull low. It will be released again after a read from the I <sup>2</sup> C is complete.
15	LBO	Open drain (pull-down) active-low output for low-battery comparator. When the battery is low, LBO will pull down.
16	LBI	Feedback input for low-battery comparator. The LBI threshold is 1.0V.
17	GND	Ground.
18	S2	S1 and S2 bits set the output voltage for LDO1.
19	S1	S1 and S2 bits set the output voltage for LDO1.
20	PWR_EN	Enable for LDO2, LDO4, and LDO5 for default condition. Buck2 can also be controlled by PWR_EN only if the SOC masks PWR_EN through I <sup>2</sup> C, refer to the "I <sup>2</sup> C Serial Interface and Programmability" section of this datasheet for additional information.
21	FB2	Feedback input for Buck2 regulator.
22	PGND2	Power ground for Buck2 regulator.
23	LX2	Switching node for Buck2 regulator.
24	INBUCK	Input power for Buck regulators.
25	LX1	Switching node for Buck1 regulator.
26	PGND1	Power ground for Buck1 regulator.
27	FB1	Feedback input for Buck1 regulator.
28, 29	BAT	Input for lithium-ion battery.
30	SDA	I <sup>2</sup> C serial data pin.
31	SCL	I <sup>2</sup> C serial clock pin.
32	PWR_HOLD	Enable for the system. PWR_HOLD must be held high by the processor to keep system turned on. To shut down the device, the microcontroller should pull PWR_HOLD to ground.
33	PWR_ON	Enable for the system. Connect a push-button from this pin to BAT to activate system. It is debounced for 320ms.
34	EXT_ON	Alternate system enable; may be used by the RTC alarm or other system input. This pin's function is similar to PWR_ON; it has a similar 320ms debounce but does not affect the PBSTAS pin.
35, 36	SYSOUT	System output. Connect to the INLDO and INBUCK input supply pins.
37	PWR_ID	Logic input to identify the source of PWR_IN.
38, 39	PWR_IN	Power Input. System input from adapter or USB.
40	USBSEL	Logic input to select 500mA current limit and fast charge current (USBSEL=H) or 100mA current limit and fast charge (USBSEL=L). An internal pull-down resistor is connected to this pin. If is left floating, USBSEL is pulled to ground.
EP	EP	For best thermal performance the exposed thermal pad must be thermally connected to a large exposed copper pad underneath the package. Additionally, the exposed thermal pad (EP), GND, and PGND must be electrically connected to ground copper.

## Pin Configuration



## Absolute Maximum Ratings<sup>1</sup>

Symbol	Pin Name	Value	Units
	PWR_IN, PWR_ID, BAT, SYSOUT, SDA, SCL, RESET, STAT, USBSEL, ISETA, TS, CT, LBI, LBO, INT, PWR_EN, PWR_HOLD, PWR_ON, PBSTAS, EXT_ON, S1, S2 Voltage to GND	-0.3 to 6.5	V
	INBUCK, INLDO Voltage to GND	-0.3 to $V_{SYSOUT} + 0.3$	V
	LX1, LX2, FB1, FB2 Voltage to PGND1, PGND2	-0.3 to $V_{INBUCK} + 0.3$	V
	LDO1, LDO2, LDO3, LDO4, LDO5 Voltage to GND	-0.3 to $V_{INLDO} + 0.3$	V
	PGND1, PGND2 to GND	-0.3 to +0.3	V
$T_J$	Operating Junction Temperature Range	-40 to 150	°C
$T_A$	Ambient Temperature Range	-40 to 85	
$T_S$	Storage Temperature Range	-65 to 150	
$T_{LEAD}$	Maximum Junction Soldering Temperature (at leads, 10 sec.)	300	

## Thermal Information<sup>2, 3, 4</sup>

Symbol	Description	Value	Units
$\theta_{JA}$	Thermal Resistance	25	°C/W
$P_D$	Maximum Power Dissipation	4	W

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

2. Thermal Resistance will be measured with the AAT3608 device on the 4-layer FR4 evaluation board in a thermal oven. The amount of power dissipation which will cause the thermal shutdown to activate will depend on the ambient temperature and the PC board layout ability to dissipate the heat.

3. Measured on the AAT3608 demo board.

4. Derate the maximum power dissipation by 40mW/°C above 25°C ambient temperature.

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**
**Electrical Characteristics<sup>1</sup>**
 $V_{PWR\_IN} = 5V, V_{PWR\_ID} = 5V, V_{BAT} = 3.6V, -40^{\circ}C \leq T_A \leq +85^{\circ}C$ , unless noted otherwise. Typical values are  $T_A = 25^{\circ}C$ .

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Power Supply</b>						
$V_{IN}$	$V_{INBUCK}, V_{INLDO}$ Input Operating Voltage		2.7		5.5	V
	PWR_IN UVLO Threshold	Rising (100mV hysteresis)		4.5		V
$I_{OPS}$	Sleep Mode Battery Operating Current	$V_{PWR\_IN} = 0V$ , Only LDO1, LDO3, and Buck1 are on		200		$\mu A$
$I_{OPDS}$	Deep-Sleep Mode Battery Operating Current	$V_{PWR\_IN} = 0V$ , Only Buck1 is on		100		$\mu A$
$I_{SHDN}$	Battery Shutdown Current	$V_{PWR\_IN} = 0V$ and system is shut down			10	$\mu A$
<b>Charger Voltage Regulation</b>						
$V_{BAT\_REG}$	Output Charge Voltage Regulation	$0^{\circ}C \leq T_A \leq +70^{\circ}C$	4.158	4.2	4.242	V
$V_{MIN}$	Preconditioning Voltage Threshold		2.6	2.8	3.0	V
$V_{RCH}$	Battery Recharge Voltage Threshold			4.00		V
<b>Charger Current Regulation</b>						
$I_{CH\_CC}$	Constant-Current Mode ADP Charge Current	$R_{ISETA} = 1.24k\Omega$ (for 0.8A) (Can be set to up to 1.2A)		800		mA
	USB Charge Current	USBSEL = H, PWR_ID = L		500		mA
	USB Charge Current	USBSEL = L, PWR_ID = L		100		mA
$K_{ISET}$	Charge Current Set Factor: $I_{CH\_CC}/I_{ISET}$	Constant Current Mode		800		$\frac{mA}{mA}$
$I_{CH\_PRE}$	Preconditioning Charge Current	$R_{ISETA} = 1.24k\Omega$		12		% $I_{CH\_CC}$
$I_{CH\_TERM}$	Charge Termination Threshold Current			5		% $I_{CH\_CC}$
<b>Charging Device</b>						
$R_{DS(ON),CHG}$	On-Resistance of Charging Transistor	SYSOUT to BAT Switch		0.6	0.9	$\Omega$
<b>Logic Control / Protection</b>						
$V_{PWR\_HOLD}, V_{PWR\_ON}, V_{USBSEL}$	Input High Threshold		1.4			V
	Input Low Threshold				0.3	V
$V_{INT}, V_{STAT}$	Output Low Voltage	Pin Sinks 4mA			0.4	V
$V_{OVP}$	Over-Voltage Protection Threshold			4.3		V
$I_{OCP}$	Over Current Protection Threshold			105		% $I_{CH\_CC}$
$T_C$	Constant Current Mode Time Out	$C_{CT} = 100nF$		3		Hours
$T_K$	Trickle Charge Time Out		$T_C/8$			Hours
$T_V$	Constant Voltage Mode Time Out		3			Hours
$I_{TS}$	Current Source from TS Pin		69	75	79	$\mu A$
$TS_1$	TS Hot Temperature Fault	Falling Threshold	318	331	346	mV
		Hysteresis		25		mV
$TS_2$	TS Cold Temperature Fault	Rising Threshold	2.30	2.39	2.48	V
		Hysteresis		25		mV
$T_{LOOP\_IN}$	Thermal Loop Entering Threshold			115		$^{\circ}C$
$T_{LOOP\_OUT}$	Thermal Loop Exiting Threshold			85		$^{\circ}C$
$T_{REG}$	Thermal Loop Regulation			100		$^{\circ}C$
<b>Load Switches / SYSOUT LDO</b>						
$R_{DS(ON), BAT-SYSOUT}$	On-Resistance of BAT-SYSOUT Load Switch			100	150	m $\Omega$
$R_{DS(ON), PWR\_IN-SYSOUT}$	On-Resistance of PWR_IN-SYSOUT Load Switch			0.2	0.3	$\Omega$
	PWR_IN-SYSOUT Current Limit			2		A
	PWR_IN-SYSOUT Current Limit	USBSEL = High, PWR_ID = L	400	450	500	mA
	PWR_IN-SYSOUT Current Limit	USBSEL = Low, PWR_ID = L		100		mA
	BAT-SYSOUT Current Limit			2		A

1. Specification over the  $-40^{\circ}C$  to  $+85^{\circ}C$  operating temperature range is assured by design, characterization and correlation with statistical process controls.

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**
**Electrical Characteristics (continued)<sup>1</sup>**
 $V_{PWR\_IN} = 5V, V_{PWR\_LD} = 5V, V_{BAT} = 3.6V, -40^{\circ}C \leq T_A \leq +85^{\circ}C$ , unless noted otherwise. Typical values are  $T_A = 25^{\circ}C$ .

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Step-Down Buck Regulator (Buck1)</b>						
$V_{INBUCK}$	Input Voltage Range		2.7		5.5	V
$V_{OUT}$	Output Voltage Programmable Range	Using External Feedback Resistors, No Load	0.6		$V_{INBUCK}$	V
$V_{REG}$	Output Voltage Accuracy	$I_{OUT} = 10mA$	0.582	0.600	0.618	V
$I_{LIM}$	P-Channel Current Limit			2600		mA
$R_{DS(ON)H}$	High-Side Switch On-Resistance			450		m $\Omega$
$R_{DS(ON)L}$	Low-Side Switch On-Resistance			400		m $\Omega$
$\frac{\Delta V_{OUT}}{(V_{OUT} \Delta V_{IN})}$	Line Regulation			0.2		%/V
$F_{OSC}$	Oscillator Frequency			1.5		MHz
<b>Step-Down Buck Regulator (Buck2)</b>						
$V_{INBUCK}$	Input Voltage Range		2.7		5.5	V
$V_{FB}$	Feedback Voltage Programmable Range	Using I <sup>2</sup> C, with Default FB = 0.6V	0.5		0.7	V
$V_{REG}$	Output Voltage Accuracy	$I_{OUT} = 10mA$	-3		+3	%
$I_{LIM}$	P-Channel Current Limit			2600		mA
$R_{DS(ON)H}$	High-Side Switch On-Resistance			450		m $\Omega$
$R_{DS(ON)L}$	Low-Side Switch On-Resistance			400		m $\Omega$
$\frac{\Delta V_{OUT}}{(V_{OUT} \Delta V_{IN})}$	Line Regulation			0.2		%/V
$F_{OSC}$	Oscillator Frequency			1.5		MHz
<b>Low-Dropout Regulator (LDO1)</b>						
$V_{INLDO}$	Input Voltage Range		2.7		5.5	V
$V_{LDO}$	LDO Output Voltage	$I_{LDO} = 1mA$ to 300mA, S1 = 0, S2 = 0	2.91	3.00	3.09	V
		$I_{LDO} = 1mA$ to 300mA, S1 = 0, S2 = 1	3.20	3.30	3.40	V
		$I_{LDO} = 1mA$ to 300mA, S1 = 1, S2 = 0	2.71	2.80	2.89	V
$I_Q$	LDO Quiescent Current	$V_{INLDO} = 5V$ , added quiescent current when LDO is enabled		50	90	$\mu A$
	Line Regulation	$I_{LDO} = 10mA$		0.09		%/V
	Dropout Voltage	$I_{LDO} = 300mA$		100	170	mV
$I_{LDO}$	LDO Maximum Load Current		500			mA
$I_{LDO(LIM)}$	LDO Current Limit			800		mA
<b>Low-Dropout Regulator (LDO2)</b>						
$V_{INLDO}$	Input Voltage Range		2.7		5.5	V
$V_{LDO}$	LDO Output Voltage	$I_{LDO} = 1mA$ to 80mA	1.164	1.2	1.236	V
$I_Q$	LDO Quiescent Current	$V_{INLDO} = 5V$ , added quiescent current when LDO is enabled		35	80	$\mu A$
	Line Regulation	$I_{LDO} = 10mA$		0.09		%/V
$I_{LDO}$	LDO Maximum Load Current		200			mA
$I_{LDO(LIM)}$	LDO Current Limit			800		mA
<b>Low-Dropout Regulator (LDO3)</b>						
$V_{INLDO}$	Input Voltage Range		2.7		5.5	V
	Output Voltage Range	Using I <sup>2</sup> C. Default=1.2V	0.8		1.4	V
$V_{LDO}$	LDO Output Voltage	$I_{LDO} = 1mA$ to 80mA	-3		+3	%
$I_Q$	LDO Quiescent Current	$V_{INLDO} = 5V$ , added quiescent current when LDO is enabled		35	80	$\mu A$
	Line Regulation	$I_{LDO} = 10mA$		0.09		%/V
$I_{LDO}$	LDO Maximum Load Current		200			mA
$I_{LDO(LIM)}$	LDO Current Limit			800		mA

1. Specification over the -40°C to +85°C operating temperature range is assured by design, characterization and correlation with statistical process controls.


**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**
**Electrical Characteristics (continued)<sup>1</sup>**
 $V_{PWR\_IN} = 5V, V_{PWR\_ID} = 5V, V_{BAT} = 3.6V, -40^{\circ}C \leq T_A \leq +85^{\circ}C$ , unless noted otherwise. Typical values are  $T_A = 25^{\circ}C$ .

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Low-Dropout Regulator (LDO4)</b>						
$V_{INLDO}$	Input Voltage Range		2.7		5.5	V
$V_{LDO}$	LDO Output Voltage	$I_{LDO} = 1mA$ to 50mA	2.425	2.5	2.575	V
$I_Q$	LDO Quiescent Current	$V_{INLDO} = 5V$ , added quiescent current when LDO is enabled		50	80	$\mu A$
	Line Regulation	$I_{LDO} = 10mA$		0.09		%/V
$I_{LDO}$	LDO Maximum Load Current		200			mA
$I_{LDO(LIM)}$	LDO Current Limit			800		mA
<b>Low-Dropout Regulator (LDO5)</b>						
$V_{INLDO}$	Input Voltage Range		2.7		5.5	V
$V_{LDO}$	LDO Output Voltage	$I_{LDO} = 1mA$ to 50mA	3.2	3.3	3.4	V
$I_Q$	LDO Quiescent Current	$V_{INLDO} = 5V$ , added quiescent current when LDO is enabled		50	80	$\mu A$
	Line Regulation	$I_{LDO} = 10mA$		0.09		%/V
$I_{LDO}$	LDO Maximum Load Current		200			mA
$I_{LDO(LIM)}$	LDO Current Limit			800		mA
<b>Reset and Low-Battery Comparator</b>						
	Buck2 Power OK Threshold	Rising threshold			91	%
		Hysteresis		3		%
	Reset Time	From Power OK of BUCK <sub>2</sub> output to RESET pin rising edge		200		ms
	Low-Battery Threshold Voltage	Falling Edge	0.96	1.0	1.04	V
		Hysteresis		50		mV
<b>Thermal</b>						
$T_{SD}$	Over-Temperature Shutdown Threshold	Rising		140		$^{\circ}C$
$T_{HYS}$	Over-Temperature Shutdown Hysteresis			15		$^{\circ}C$
<b>SCL, SDA (I<sup>2</sup>C Interface)</b>						
$F_{SCL}$	Clock Frequency		0		400	kHz
$T_{LOW}$	Clock Low Period		1.3			$\mu s$
$T_{HIGH}$	Clock High Period		0.6			$\mu s$
$T_{HD\_STA}$	Hold Time for START Condition		0.6			$\mu s$
$T_{SU\_STA}$	Set-up Time for Repeated START Condition		0.6			$\mu s$
$T_{SU\_DAT}$	Data Setup Time		100			ns
$T_{HD\_DAT}$	Data Hold Low Time				0.9	$\mu s$
$T_{SU\_STO}$	Setup Time for STOP Condition		0.6			$\mu s$
$T_{BUF}$	Bus Free Time Between STOP and START Condition		1.3			$\mu s$
$V_{IL}$	Input Threshold Low	$2.7V \leq V_{IN} \leq 5.5V$			0.3	V
$V_{IH}$	Input Threshold High	$2.7V \leq V_{IN} \leq 5.5V$		1.4		V
$I_I$	Input Leakage Current		-1.0		1.0	$\mu A$
$V_{OL}$	Output Logic Low (SDA)	$I_{PULLUP} = 3mA$			0.3	V


 1. Specification over the  $-40^{\circ}C$  to  $+85^{\circ}C$  operating temperature range is assured by design, characterization and correlation with statistical process controls.

**Typical Characteristics—Charger**


**Power-In to SYSOUT Switch Current Limit**




**Power-In to SYSOUT Switch Current Limit (100mA)**




**I<sub>BAT</sub> vs. Temperature (100mA)**




**I<sub>BAT</sub> vs. Temperature (500mA)**



**Ideal Diode Load Switch between V<sub>BAT</sub> and V<sub>SYSOUT</sub>**




**Constant Charging Current vs. R<sub>SET</sub>**




## Typical Characteristics—Charger

Adapter Mode Supply Current vs. R<sub>SET</sub> Resistor




**Typical Characteristics – Buck1**


**Efficiency vs. Load**  
(V<sub>B1</sub> = 2.5V; L<sub>1</sub> = 2.2μH)




**Load Regulation**  
(V<sub>B1</sub> = 2.5V; L<sub>1</sub> = 2.2μH)




**No Load Total Input Current vs. V<sub>BAT</sub> Voltage**  
(V<sub>EN</sub> = V<sub>BAT</sub>; Closed Loop)




**Output Ripple**  
(V<sub>BAT</sub> = 3.6V; V<sub>B1</sub> = 2.5V; I<sub>OUTB1</sub> = 1mA)



**Output Ripple**  
(V<sub>BAT</sub> = 3.6V; V<sub>B1</sub> = 2.5V; I<sub>OUTB1</sub> = 800mA)




**System Line Transient Response**  
(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>OUTB1</sub> = 2.5V; I<sub>OUTB1</sub> = 800mA; falling)



**Typical Characteristics—Buck1 (continued)**


**System Line Transient Response**

(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>OUTB1</sub> = 2.5V; I<sub>OUTB1</sub> = 800mA; rising)




**System Load Transient Response**

(I<sub>OUTB1</sub> = 80mA to 800mA; V<sub>BAT</sub> = 3.6V; C<sub>OUTB1</sub> = 4.7µF; C<sub>FF1</sub> = 0pF)




**Line Regulation**

(V<sub>OUT1</sub> = 2.5V; L<sub>1</sub> = 2.2µH)




**Output Voltage Error vs. Temperature**

(V<sub>BAT</sub> = 3.6V; V<sub>OUT1</sub> = 2.5V)




**Switching Frequency vs. Temperature**

(V<sub>IN</sub> = 3.6V; V<sub>OUT1</sub> = 2.5V; I<sub>OUT1</sub> = 800mA)




**Switching Frequency vs. V<sub>BAT</sub> Voltage**

(V<sub>OUT1</sub> = 2.5V; I<sub>OUT1</sub> = 800mA)




## Typical Characteristics—Buck1 (continued)




**Typical Characteristics—Buck2**


**Efficiency vs. Load**  
(V<sub>B2</sub> = 1.2V; L<sub>2</sub> = 2.2μH)




**DC Regulation vs. Load**  
(V<sub>B2</sub> = 1.2V; L<sub>2</sub> = 2.2μH)



**Output Ripple**  
(V<sub>BAT</sub> = 3.6V; V<sub>OUTB2</sub> = 1.2V; I<sub>OUTB2</sub> = 1mA)




**Output Ripple**  
(V<sub>BAT</sub> = 3.6V; V<sub>OUTB2</sub> = 1.2V; I<sub>OUTB2</sub> = 800mA)




**System Line Transient Response**

(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>OUTB2</sub> = 1.2V; I<sub>OUTB2</sub> = 800mA; falling)



**System Line Transient Response**


(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>OUTB2</sub> = 1.2V; I<sub>OUTB2</sub> = 800mA; rising)



**Typical Characteristics—Buck2 (continued)**


**System Load Transient Response**

(I<sub>OUTB2</sub> = 80mA to 800mA; V<sub>BAT</sub> = 3.6V; C<sub>OUTB2</sub> = 4.7μF; C<sub>FF1</sub> = 0pF)




**Line Regulation**

(V<sub>OUT2</sub> = 2.5V; L<sub>2</sub> = 2.2μH)




**Output Voltage Error vs. Temperature**

(V<sub>BAT</sub> = 3.6V; V<sub>OUT2</sub> = 1.2V)



**Soft Start**


(V<sub>BAT</sub> = 3.6V; V<sub>OUT1</sub> = 1.2V; I<sub>OUT2</sub> = 800mA; C<sub>FF</sub> = 100pF)



**Typical Characteristics—LDO1**

**System Line Transient Response**


(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO1</sub> = 3V; I<sub>LDO1</sub> = 300mA; rising)



Time (200µs/div)

**System Line Transient Response**


(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO1</sub> = 3V; I<sub>LDO1</sub> = 300mA; falling)



Time (200µs/div)


**Output Voltage Error vs. Temperature**

(V<sub>BAT</sub> = 3.6V; V<sub>LDO1</sub> = 3.0V)




**Line Regulation**

(V<sub>LDO1</sub> = 3.0V)



**Load Transient Response**


(I<sub>LDO1</sub> = 30mA to 300mA; V<sub>BAT</sub> = 3.6V; V<sub>LDO1</sub> = 3V; C<sub>LDO1</sub> = 4.7µF)




Time (200µs/div)

**Load Regulation**

(V<sub>BAT</sub> = 3.6V; V<sub>LDO1</sub> = 3.0V)




## Typical Characteristics—LDO1 (continued)



## Typical Characteristics—LDO2

### System Line Transient Response


( $V_{IN} = 3.5V$  to  $5V$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO2} = 1.2V$ ;  $I_{LDO2} = 80mA$ ; rising)



Time (200µs/div)

### System Line Transient Response


( $V_{IN} = 3.5V$  to  $5V$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO2} = 1.2V$ ;  $I_{LDO2} = 80mA$ ; falling)



Time (200µs/div)

### Load Transient Response


( $I_{LDO2} = 8mA$  to  $80mA$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO2} = 1.2V$ ;  $C_{LDO2} = 4.7µF$ )



Time (200µs/div)


### Output Voltage Error vs. Temperature

( $V_{BAT} = 3.6V$ ;  $V_{LDO2} = 1.2V$ )




### Line Regulation

( $V_{LDO2} = 1.2V$ )




### Load Regulation

( $V_{BAT} = 3.6V$ ;  $V_{LDO2} = 1.2V$ )




## Typical Characteristics—LDO2 (continued)



**Typical Characteristics—LDO3**

**System Line Transient Response**


(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO3</sub> = 1.2V; I<sub>LDO3</sub> = 80mA; rising)



Time (200μs/div)

**System Line Transient Response**


(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO3</sub> = 1.2V; I<sub>LDO3</sub> = 80mA; falling)



Time (200μs/div)

**Load Transient Response**


(I<sub>LDO3</sub> = 8mA to 80mA; V<sub>BAT</sub> = 3.6V; C<sub>LDO3</sub> = 4.7μF)



Time (200μs/div)


**Line Regulation**

(V<sub>LDO3</sub> = 1.2V)




**Output Voltage Error vs. Temperature**

(V<sub>BAT</sub> = 3.6V; V<sub>LDO3</sub> = 1.2V)




**Load Regulation**

(V<sub>BAT</sub> = 3.6V; V<sub>LDO3</sub> = 1.2V)




## Typical Characteristics—LDO3 (continued)



**Typical Characteristics—LDO4**

**System Line Transient Response**


( $V_{IN} = 3.5V$  to  $5V$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO4} = 2.5V$ ;  $I_{LDO4} = 50mA$ ; rising)



Time (200µs/div)

**System Line Transient Response**


( $V_{IN} = 3.5V$  to  $5V$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO4} = 2.5V$ ;  $I_{LDO4} = 50mA$ ; falling)



Time (200µs/div)

**Load Transient Response**


( $I_{LDO4} = 5mA$  to  $50mA$ ;  $V_{BAT} = 3.6V$ ;  $V_{LDO4} = 2.5V$ ;  $C_{LDO4} = 4.7µF$ )



Time (200µs/div)


**Line Regulation**

( $V_{LDO4} = 2.5V$ )




**Output Voltage Error vs. Temperature**

( $V_{BAT} = 3.6V$ ;  $V_{LDO4} = 2.5V$ )




**Load Regulation**

( $V_{BAT} = 3.6V$ ;  $V_{LDO4} = 2.5V$ )




## Typical Characteristics—LDO4 (continued)



**Typical Characteristics—LDO5**


**System Line Transient Response**

(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO5</sub> = 3.3V; I<sub>LDO5</sub> = 50mA; rising)




**System Line Transient Response**

(V<sub>IN</sub> = 3.5V to 5V; V<sub>BAT</sub> = 3.6V; V<sub>LDO5</sub> = 3.3V; I<sub>LDO5</sub> = 50mA; falling)




**Load Transient Response**

(I<sub>LDO5</sub> = 5mA to 50mA; V<sub>BAT</sub> = 3.9V; C<sub>LDO5</sub> = 4.7µF)




**Line Regulation**

(V<sub>LDO5</sub> = 3.3V)




**Output Voltage Error vs. Temperature**

(V<sub>BAT</sub> = 3.6V; V<sub>LDO4</sub> = 3.3V)




**Load Regulation**


(V<sub>BAT</sub> = 3.6V; V<sub>LDO5</sub> = 3.3V)



## Typical Characteristics—LDO5 (continued)



## Functional Block Diagram



## Functional Description

The AAT3608 is a complete power management solution. It seamlessly integrates a battery charger with two step-down converters and five low-dropout regulators to provide power from either an external power source or a single-cell Lithium Ion/Polymer battery. Internal load switches allow the converters to operate from the best available power source.

If only the battery is available, then the voltage converters are powered directly from the battery through a 100 mΩ load switch (BAT to SYSOUT). During this condition, the charger is put into sleep mode and draws less than 1μA quiescent current. If the system is connected to a wall adapter, then the voltage converters are powered directly from the adapter through a 200mΩ load-switch (PWR\_IN to SYSOUT) and the battery is disconnected from the voltage converter inputs. This allows the sys-

tem to operate regardless of the state of the battery. It can even operate with no battery.

## System Output (SYSOUT)

Intelligent control of the integrated load switches is managed by the switch control circuitry. If the voltage across PWR\_IN and GND pin is above the UVLO typical threshold voltage of 4.5, then the switch control will automatically short the load switch connecting PWR\_IN to SYSOUT. Additionally, the charging switch will be enabled and switch connecting BAT and SYSOUT will be turned off. The location of the two switches and the battery charging switch allows the step-down converter and LDO to always have the best available source of power. Furthermore, AAT3806 control logic allows the voltage converters to operate with no battery, or with a battery voltage below the trickle charge threshold.

## Battery Charging

Battery charging commences only after the AAT3608 battery charger checks several conditions in order to maintain a safe charging environment. When an adapter input is connected to PWR\_IN and is greater than 4.5V, the EN<sub>CHG</sub> bit is set (default) and the PWR\_HOLD signal is high, the charger is enabled. The charger can be disabled by clearing the EN<sub>CHG</sub> bit through the I<sup>2</sup>C interface.

Figure 1 illustrates the entire battery charging profile or operation, which consists of three phases:

1. Preconditioning (Trickle) Charge
2. Constant Current Charge
3. Constant Voltage Charge

During battery charging, the battery charger initially checks the condition of the battery and determines which charging mode to apply. If the battery voltage is below V<sub>MIN</sub>, then the battery charger initiates trickle charge mode and charges the battery at 12% of the programmed constant-current magnitude. For example, if the programmed current (I<sub>SETA</sub>) is 500mA, then the trickle charge current will be 60mA. Trickle charge is a safety precaution for a deeply discharged cell. It is intended to reduce stress on the battery, but also reduces the power dissipation in the internal series pass MOSFET when the input-output voltage differential is at its highest.

Trickle charge continues until the battery voltage reaches 2.8V. At this point the battery charger begins constant-current charging. The current level for this mode is programmed using a resistor from the ISETA pin to ground, or can be selected through the USBSEL pin with

settings of 100mA or 500mA; refer to the logic settings in Table 2. Constant-current charging continues until the voltage reaches the charge voltage regulation point.

V<sub>BAT\_REG</sub> is factory programmed to 4.2V (nominal). Charging in constant-voltage mode will continue until the charge current has reduced to the charge termination current threshold. After the charge cycle is complete, the battery charger turns off the series pass device and automatically goes into a power saving sleep mode. During this time, the series pass device will block current in both directions to prevent the battery from discharging through the battery charger.

The battery charger will remain in sleep mode even if the charger source is disconnected. It will come out of sleep mode when either the battery terminal voltage drops below the V<sub>RCH</sub> threshold, or the charging source is removed and reconnected. In all cases, the battery charger will monitor all parameters and resume charging in the most appropriate mode.

## Battery Temperature Fault Monitoring

The TS pin is available to monitor the battery temperature. Connect a 10k NTC resistor from the TS pin to ground. The TS pin outputs a 75µA constant current into the resistor and monitors the voltage to ensure that the battery temperature does not fall outside the operating limits depending on the temperature coefficient of the resistor used. When the voltage goes above 2.39V or goes below 0.331V, the charging will be suspended. A Beta range of 3300 to 4000 will place the typical charging temperature between -4°C and 48°C.





Figure 1: Current vs. Voltage Profile During Charging Phases.

**Battery Charging Flowchart**





**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**

**Buck Regulators**

The AAT3608 step-down converters are peak current mode PWM converters operating at 1.5MHz frequency. The input voltage range is 2.7V to 5.5V. The converters provide internal compensation. Power devices are sized for 800mA output current while maintaining over 85% efficiency at full load. Peak efficiency is above 90%. Light load efficiency is maintained at greater than 80% down to 85% of full load current. Soft start limits the current surge seen at the input and eliminates output voltage overshoot.

The input pin, INBUCK (Pin 24) must be connected to the SYSOUT output pin. The Buck1 output voltage is adjustable from 0.6V to 5.5V and is programmed through an external resistor divider. Buck2 output default value is set by external resistor feedback and then the feedback voltage can be dynamically adjusted via I<sup>2</sup>C in 12.5mV increments from 0.5V to 0.7V.

For overload conditions, the peak input current is limited. Also, thermal protection completely disables switching if internal dissipation becomes excessive, thus protecting the device from damage. The junction over-temperature threshold is 140°C with 15°C of hysteresis. Under-voltage lockout (UVLO) guarantees sufficient V<sub>IN</sub> bias and proper operation of all internal circuits prior to activation.

The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor. The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. The reference voltage is internally set to program the converter output voltage greater than or equal to 0.6V.

For conditions where the input voltage drops to the output voltage level, the converter duty cycle increases to 100%. As the converter approaches the 100% duty cycle, the minimum off-time initially forces the high side on-time to exceed the 1.5MHz clock cycle and reduces the effective switching frequency. Once the input drops

below the level where the converter can regulate the output, the high side P-channel MOSFET is enabled continuously for 100% duty cycle. At 100% duty cycle the output voltage tracks the input voltage minus the I \* R drop of the high side P-channel MOSFET.

For overload conditions, the peak input current is limited. The bucks use a cycle-by-cycle current limit to protect itself and the load from an external fault condition. Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over-temperature threshold is 140°C with 15°C of hysteresis. Once an over-temperature or over-current fault conditions is removed, the output voltage automatically recovers.

**Low-Dropout Regulators**

The advanced circuit design of the linear regulators has been specifically optimized for very fast start-up and shutdown timing. These proprietary LDOs are tailored for superior transient response characteristics. These traits are particularly important for applications which require fast power supply timing.

The high-speed turn-on capability is enabled through the implementation of a fast start control circuit, which accelerates the power up behavior of fundamental control and feedback circuits within the LDO regulator. For fast turn-off time response is achieved by an active output pull down circuit, which is enabled when the LDO regulator is placed in the shutdown mode. This active fast shutdown circuit has no adverse effect on normal device operation.

There are two LDO input pins, INLDO (pins 6 and 9), which must be connected to the SYSOUT output pin. The LDO1 output voltage is selectable using pins S1 and S2 as shown in Table 1. LDO2 is fixed at 1.2V, LDO4 is fixed at 2.5V and LDO5 is fixed at 3.3V. LDO3 output default value is 1.2V and then can be dynamically adjusted via I<sup>2</sup>C in 25mV increments from 1.0V to 1.4V.

S1	S2	LDO1
0	0	3.0V
0	1	3.3V
1	0	2.8V
1	1	Reserved

**Table 1: LDO1 Output Voltages.**

## Controlling the System Outputs

The AAT3608 has a specific startup and shutdown conditions depending on its mode of operation.

### Shutdown Mode

“Shutdown Mode” is defined as the mode where the entire PMU (Power Management Unit) is shut down. This is a state that normally happens after all power has been disconnected from PWR\_IN and BAT. Typically, after power has been applied and the part has been turned on, it will normally never need to be turned off. For GPS applications, the amount of time required for the SOC to start up from shutdown is prohibitively long, so the only time that it will go into Shutdown Mode (from any other mode) is when PWR\_IN is disconnected and the BAT is below the Low-Battery comparator threshold.

### Normal Mode

“Normal Mode” is defined as the mode where all regulators are active. Once the part is in Normal Mode, it will typically go into Sleep or Deep-Sleep Mode when trying to save current.

### SOC Sleep Mode

“Sleep Mode” is an SOC-defined mode which simply means that all regulators are shut down except SYSOUT, Buck1, LDO1, and LDO3. To get into this mode from Normal, the SOC will pull the PWR\_EN pin low to turn off LDO2, LDO4, and LDO5. Buck2 can also be controlled by PWR\_EN only if the SOC masks PWR\_EN through I<sup>2</sup>C. From a PMU point of view, it is no different from Normal Mode except for the regulators that have been switched off by pulling PWR\_EN low.

### Deep Sleep Mode

“Deep Sleep Mode” is both an SOC and PMU-defined mode where all regulators have been turned off except for SYSOUT and Buck1. Data is backed up by the SOC and Buck1 stays alive to maintain the memory. LDO4 and LDO5 would be turned off separately by I<sup>2</sup>C, but the DS\_RDY and PWR\_DS I<sup>2</sup>C bits are used to get into and out of Deep Sleep Mode. See the flowchart diagrams for more detail.

### PWR\_ID Pin

The PWR\_ID pin is an input logic pin which determines the current limits and fast charge currents that will be used by PMU. PWR\_ID settings are listed in Table 2.

### Timing Sequences


The AAT3608 has a specific startup sequence when the device is activated. See the timing diagrams in Figures 2 through 7.

### RESET


The  $\overline{\text{RESET}}$  pin is an open drain active low output signal for system reset. Connect a pull-up resistor from the  $\overline{\text{RESET}}$  pin to SYSOUT pin with a recommended resistance value of 100k $\Omega$ . After Buck2 and LDO2 reach their target nominal output voltage, a delay of 200ms exists before  $\overline{\text{RESET}}$  goes high; refer to the timing diagram in Figure 2.

PWR_ID Pin	USBSEL Pin	PWR_IN – SYSOUT Switch Current Limit	Battery Fast Charge Current
L	L	100mA (typical)	100mA (typical)
L	H	500mA (typical)	500mA (typical)
H	X	Up to 1.2A (typical)	Set by the resistor at the ISETA pin.


**Table 2: PWR\_ID Settings.**



**Figure 2: Normal ⇔ Sleep Mode Sequence.**



**Figure 3: Normal ⇔ Sleep Mode Block Diagram.**



Notes 1: T1 at least 650µs for internal LVR setup time; T2 is about 2ms to wait until PLL is stable; other time interval is dependent on power stability.  
 Notes 2: After wake-up sequence from Deep-sleep Mode, the power on sequence to Normal Mode is similar to when powering on initially.

Figure 4: Normal ↔ Deep-Sleep Mode Sequence.




Figure 5: Normal Mode → Deep-Sleep Mode → Normal Mode Flowchart.




Figure 6: Normal Mode ⇔ Sleep Mode Flowchart.




Figure 7: System Shutdown ⇔ Normal Mode (Initial Start-Up) Flowchart.

## I<sup>2</sup>C Serial Interface and Programmability

### Serial Interface

Many of the features of the AAT3608 can be controlled via the I<sup>2</sup>C serial interface. The I<sup>2</sup>C serial interface is a widely used interface where it requires a master to initiate all the communications with the slave devices. The I<sup>2</sup>C protocol consists of 2 active wires, SDA (serial data line) and SCL (serial clock line). Both wires are open drain and require an external pull up resistor to V<sub>CC</sub> (SYSOUT may be used as V<sub>CC</sub>). The SDA pin serves I/O function, and the SCL pin controls and references the I<sup>2</sup>C bus. I<sup>2</sup>C protocol is a bidirectional bus which allows both read and write actions to take place. The timing diagram in Figure 8 depicts the transmission protocol.

### START and STOP Conditions

START and STOP conditions are always generated by the master. Prior to initiating a START condition, both the SDA and SCL pin are idle mode (idle mode is when there is no activity on the bus and SDA and SCL are pulled to V<sub>CC</sub> via external resistor). As depicted in Figure 9, a START condition is defined to be when the master pulls the SDA line low and after a short period pulls the SCL line low. A START condition acts as a signal to all ICs that something is about to be transmitted on the BUS. A STOP condition, also shown in Figure 9, is when the master releases the bus and SCL changes from low to high followed by SDA low to high transition. The master does not issue an ACKNOWLEDGE and releases the SCL and SDA pins.

### Transferring Data

Every byte on the bus must be 8 bits long. A byte is always sent with the most significant bit first (see Figure 8).



Figure 8: Bit Order.

### Acknowledge Bit

The acknowledge bit is the ninth bit of data. It is used to send back a confirmation to the master that the data has been received properly. For acknowledge to take place, the MASTER must first release the SDA line, then the SLAVE will pull the data line low as shown in Figure 9.

The address is embedded in the first seven bits of the byte. The eighth bit is reserved for the direction of the information flow for the next byte of information. For the AAT3608, this bit must be set to “0” when writing and “1” when reading. The full 8-bit address including the R/W bit is 0x9C (hex) or 10011100 in binary for writing and 0x9D(hex) or 10011101 in binary for reading.

### I<sup>2</sup>C Write Code

After sending the chip address, the master should send an 8-bit data stream (“2<sup>ND</sup> Word”). The “2<sup>ND</sup> Word” can consist of any one of the four sets of data listed in Table 3.

The “3<sup>RD</sup> Word” should be entered into the I<sup>2</sup>C only if (Bit<sub>7</sub>, Bit<sub>6</sub>, Bit<sub>5</sub>) = (0,0,0) in the “2<sup>ND</sup> Word”. In this case, the bits (G2,G1,G0) are used to set the bit assignments as shown in Tables 4 and 5.




Figure 9: I<sup>2</sup>C Protocol.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	G2	G1	G0
0	0	1	EN <sub>LDO5</sub>	EN <sub>LDO4</sub>	DS_RDY	PWR_DS	Reserved
0	1	0	LDO5 <sub>1</sub>	LDO5 <sub>0</sub>	LDO4 <sub>1</sub>	LDO4 <sub>0</sub>	EN <sub>CHG</sub>
0	1	1	BUCK2 <sub>4</sub> and LDO3 <sub>4</sub>	BUCK2 <sub>3</sub> and LDO3 <sub>3</sub>	BUCK2 <sub>2</sub> and LDO3 <sub>2</sub>	BUCK2 <sub>1</sub> and LDO3 <sub>1</sub>	BUCK2 <sub>0</sub> and LDO3 <sub>0</sub>

Table 3: I<sup>2</sup>C “2nd Word” Bit Assignments.

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	EN <sub>LDO3</sub>	EN <sub>LDO2</sub>	EN <sub>LDO1</sub>	EN <sub>BUCK1</sub>	EN <sub>BUCK2</sub>	PWR_EN Mask
1	0	PWR_IN IN Mask	PWR_IN OUT Mask	Reserved	LBO Mask	TIME OUT Mask	CHG DONE Mask

**Table 4: I<sup>2</sup>C “3rd Word” Bit Assignments for (G2,G1,G0) = (0,0,0)**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0	1	Test Modes						

**Table 5: I<sup>2</sup>C “3rd Word” Bit Assignments for (G2,G1,G0) = (0,1,0).**

BUCK2 <sub>4</sub> LDO3 <sub>4</sub>	BUCK2 <sub>3</sub> LDO3 <sub>3</sub>	BUCK2 <sub>2</sub> LDO3 <sub>2</sub>	BUCK2 <sub>1</sub> LDO3 <sub>1</sub>	BUCK2 <sub>0</sub> LDO3 <sub>0</sub>	LDO3 Output Voltage	BUCK2 FB Voltage
0	0	0	0	0	1.000V	0.5000V
0	0	0	0	1	1.025V	0.5125V
0	0	0	1	0	1.050V	0.5250V
0	0	0	1	1	1.075V	0.5375V
0	0	1	0	0	1.100V	0.5500V
0	0	1	0	1	1.125V	0.5625V
0	0	1	1	0	1.150V	0.5750V
0	0	1	1	1	1.175V	0.5875V
0	1	0	0	0	1.200V (Default)	0.6000V (Default)
0	1	0	0	1	1.225V	0.6125V
0	1	0	1	0	1.250V	0.6250V
0	1	0	1	1	1.275V	0.6375V
0	1	1	0	0	1.300V	0.6500V
0	1	1	0	1	1.325V	0.6625V
0	1	1	1	1	1.350V	0.6750V
0	1	1	1	1	1.375V	0.6875V
1	X	X	X	X	1.400V	0.7000V

**Table 6: Buck2 and LDO3 Output Voltage.**

LDO4 <sub>1</sub>	LDO4 <sub>0</sub>	LDO4 Output Voltage
0	0	1.8V
0	1	<b>2.5V (Default)</b>
1	0	2.85V
1	1	3.3V

**Table 7: LDO4 Output Voltage.**

LDO5 <sub>1</sub>	LDO5 <sub>0</sub>	LDO5 Output Voltage
0	0	1.2V
0	1	1.5V
1	0	3.0V
1	1	<b>3.3V (Default)</b>

**Table 8: LDO5 Output Voltage.**

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**

EN <sub>CHG</sub>	Description	DS_RDY	Description
0	Turn off Battery Charger	0	<b>(Default)</b>
1	Turn on Battery Charger <b>(Default)</b>	1	Deep Sleep Recognition Flag
EN <sub>BUCK1</sub>	Description	PWR_DS	Description
0	Turn off Buck1	0	<b>(Default)</b>
1	Turn on Buck1 <b>(Default)</b>	1	Force PMU to go into Deep Sleep Mode
EN <sub>BUCK2</sub>	Description	PWR_EN Mask	Description
0	Turn OFF Buck2	0	No Masking
1	Turn ON Buck2 <b>(Default)</b>	1	Mask the PWR_EN pin ability to control BUCK2 (Default)
EN <sub>LDO1</sub>	Description	PWR_IN IN Mask	Description
0	Turn OFF LDO1	0	No Masking
1	Turn ON LDO1 <b>(Default)</b>	1	Prevent an interrupt from being generated if the PWR_IN IN bit has been asserted (Default)
EN <sub>LDO2</sub>	Description	PWR_IN OUT Mask	Description
0	Turn OFF LDO2	0	No Masking
1	Turn ON LDO2 only if PWR_EN pin is High <b>(Default)</b>	1	Prevent an interrupt from being generated if the PWR_IN OUT bit has been asserted (Default)
EN <sub>LDO3</sub>	Description	LBO Mask	Description
0	Turn OFF LDO3	0	No Masking
1	Turn ON LDO3 <b>(Default)</b>	1	Prevent an interrupt from being generated if the LBO comparator has been asserted (Default)
EN <sub>LDO4</sub>	Description	TIMEOUT Mask	Description
0	Turn OFF LDO4	0	No Masking
1	Turn ON LDO4 <b>(Default)</b>	1	Prevents an interrupt from being generated if the TIMEOUT bit has been asserted (Default)
EN <sub>LDO5</sub>	Description	CHG_DONE Mask	Description
0	Turn OFF LDO5	0	No Masking
1	Turn ON LDO5 <b>(Default)</b>	1	Prevent an interrupt from being generated if the charger has reached End-of-Charge (Default)

**Table 9: Enable Settings.**
**Interrupt (Read from I<sup>2</sup>C)**

A single byte is used when reading I<sup>2</sup>C data from the AAT3608. The R/W address should be set to 1 so that complete address of the chip would be 0x9D or 10011101 in binary.

The INT (interrupt) pin is an open drain output which pulls low when there is an assertion in any one of the status bits (except the DS\_RDY and PWR\_DS bits). When a Read from the I<sup>2</sup>C is initiated AND completed by the SOC, the INT pin is released and the voltage will go high through the external pull-up resistor.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWR_IN IN	PWR_IN OUT	Reserved	LBO	TIME OUT	CHG_DONE	DS_RDY	PWR_DS

**Table 10: I<sup>2</sup>C Read Table.**

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**

<b>PWR_IN IN Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	Only if PWR_IN IN Mask bit is not set
1	If $V_{PWR\_IN} > UVLO$ threshold, this bit will be set	
<b>PWR_IN OUT Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	Only if PWR_IN OUT Mask bit is not set
1	If $V_{PWR\_IN} < UVLO$ threshold, this bit will be set	
<b>TIMEOUT Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	Only if TIMEOUT Mask bit is not set
1	If the charger watchdog timer has reached Timeout, this bit will be set.	
<b>LBO Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	Only if LBO Mask bit is not set
1	If Low-Battery comparator is tripped then this bit will be set.	
<b>CHG DONE Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	Only if CHG_DONE Mask bit is not set
1	If the Charger has reached End-Of-Charge (EOC), this bit will be set	
<b>DS_RDY Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	No INT signal
1	Same as the DS_RDY bit described in the "I <sup>2</sup> C Write" section of this datasheet	
<b>PWR_DS Bit</b>	<b>Description</b>	<b>Interrupt Signal Produced?</b>
0	Default	No INT signal
1	Same as the PWR_DS bit described in the "I <sup>2</sup> C Write" section of this datasheet	

**Table 11: Status Bit Descriptions.**

## Application Information

The two bucks are high performance 800mA 1.5MHz monolithic step-down converters. They have been designed with the goal of minimizing external component size and optimizing efficiency over the complete load range. Apart from the small bypass input capacitor, only a small L-C filter is required at the output.

Both bucks can be programmed with external feedback resistors to any voltage, ranging from 0.6V to the input voltage in default feedback voltage condition.

At dropout, the step down converters duty cycle increases to 100% and the output voltage tracks the input voltage minus the  $R_{DSON}$  drop of the P-channel high-side MOSFET.

## Output Voltage Resistor Selection

Resistors R2 through R5 in Figure 10 program the output to regulate at a voltage higher than 0.6V in default mode. The feedback voltage of Buck2 can have a wider range and can be adjusted down to 0.5V through I<sup>2</sup>C. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, a suggested value for R3 and R5 is 59k $\Omega$  to provide a bias current of 10uA with a feedback voltage of 0.6V. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 12 summarizes the resistor values for various output voltages with R3 and R5 set to either 59k $\Omega$  for good noise immunity or 100k $\Omega$  for reduced no load input current.

$V_{OUT}$ (V)	R3 and R5 = 59k $\Omega$ R2 and R4 (k $\Omega$ )	R3 and R5 = 100k $\Omega$ R2 and R4 (k $\Omega$ )
0.8	19.6	33.2
0.9	29.4	49.9
1	39.2	66.5
1.1	49.9	82.5
1.2	59	100
1.3	68.1	118
1.4	78.7	133
1.5	88.7	150
1.8	118	200
1.85	124	210
2	137	232
2.5	187	316
3.3	267	453

**Table 12: Feedback Resistors  
(Feedback Voltage = 0.6V).**

## Input Capacitor (Bucks)

All input capacitors should be located as physically close to the power pin (INBUCK) and power ground pins (PGND1 and 2). Ceramic capacitors are recommended for their higher current operation and small profile. Also, ceramic capacitors are inherently capable to withstand input current surges from low impedance sources such as batteries in portable devices over tantalum capacitors. Typically, 10V or 16V rated capacitors are required.

The following are the typical recommended capacitance values:

- Two 10 $\mu$ F capacitors for INBUCK
- One 10 $\mu$ F capacitor for INLDO
- One 10 $\mu$ F capacitor for SYSOUT
- One 10 $\mu$ F capacitor for PWR\_IN
- One 10 $\mu$ F capacitor for BAT

## Output Capacitor (Bucks)

For proper load voltage regulation and operational stability, a capacitor is required on the output of each buck. The output capacitor connection to the ground pin should be made as directly as practically possible for maximum device performance. Since the bucks have been designed to function with very low ESR capacitors, a 4.7 $\mu$ F ceramic capacitor is recommended for best performance.

## Inductor Selection

The two bucks use peak current mode control with slope compensation to maintain stability for duty cycles greater than 50%. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation is 1A/ $\mu$ s. The inductor should be set equal to the output voltage numeric value in micro henries ( $\mu$ H). This guarantees that there is sufficient internal slope compensation.

Inductor manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

### Input Capacitor (LDOs)

Typically, a 10 $\mu$ F or larger capacitor, C4 (see Figure 10), is recommended as close as possible to the device INLDO pin. The input capacitor value of 10 $\mu$ F will offer superior input line transient response and will assist in maximizing the highest possible power supply ripple rejection.

There is no specific capacitor ESR requirement; therefore ceramic, tantalum, or aluminum electrolytic capacitors may be selected for capacitor C4. However, ceramic capacitors are recommended due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

### Output Capacitor (LDOs)

For proper load voltage regulation and operational stability, a 4.7 $\mu$ F ceramic capacitor is required between the output of the LDOs and GND. If desired, the output capacitor may be increased without limit. The output capacitor connection to the LDO regulator ground pin should be made as direct as practically possible for maximum device performance.

Although the device is intended to operate with low ESR capacitors, it is stable over a very wide range of capacitor ESR, thus it will also work with higher ESR tantalum or aluminum electrolytic capacitors. However, for best performance, ceramic capacitors are recommended.

### Layout Guidance

Figure 10 is the schematic for the evaluation board. The evaluation board has extra components for easy evaluation; the bill of materials for the system is shown in Table 12. When laying out the PC board, the following layout guidelines should be followed to ensure proper operation of the AAT3608:

1. The exposed pad (EP) must be reliably soldered to exposed copper pad on the board and electrically connected to GND/PGND pins.
2. The power traces, including GND traces, the LX traces and the VIN trace should be kept short, direct and wide to allow large current flow. Use several via pads when routing between layers.
3. The input capacitors should be connected as close as possible from SYSOUT and INBUCK to PGND1 and PGND2 to get good power filtering.
4. Keep the switching node LX away from the sensitive buck feedback nodes, FB1 and FB2.
5. The feedback trace for the bucks should be separate from any power trace and connected as closely as possible to the load point. Sensing along a high current load trace will degrade DC load regulation.
6. The output capacitors and inductors should be connected as close as possible and there should not be any signal lines under the inductor.
7. The resistance of the trace from the load return to PGND1 and PGND2 should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.




Figure 10: AAT3608 Evaluation Board Schematic.




Figure 11: AAT3608 Evaluation Board Silk Screen Layer.




Figure 12: AAT3608 Evaluation Board Top Layer.






Figure 13: AAT3608 Evaluation Board Mid Layer 1 (GND Plane).

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**



**Figure 14: AAT3608 Evaluation Board Mid Layer 2 (SYSOUT).**



**Figure 15: AAT3608 Evaluation Board Bottom Layer.**

	Description	Value	Quantity	Footprint
U1	Battery Charger PMU		1	TQFN55-40L
J1, J2, J3, J4, J5, J6, J8, J9, J10, J11, J12, 13, J14, J15, J16, J18, J20, J21, J22, J23, J24, J25, J26, J27, J28, J29	Test Point		26	TP
TB1, TB2, TB3, TB4	Terminal Block Connector 2 Positions - DigiKey 277-1273-ND		4	TBLOK2
SW1	Switch Tact, SPST, 5mm - C&K Components PTS645TL50 LFS		1	SW-2
P1	Header, 5-Pin, Dual row		1	HDR2X5
J7, J17, J19	1X3 Header		3	HDR1X3
S1	DIP Switch, 6 Position, SPST		1	DIP-12/SW
L1, L2	Inductor	2.2μH	2	CDRH4D16
D1	Typical red, green, yellow, amber GaAs LED		1	1206LED - duplicate
C2, C3, C4, C5, C6, C7	Ceramic Capacitor	10μF	6	0805
C8	Ceramic Capacitor	4.7μF	1	0805
C1, C12	Ceramic Capacitor	0.1μF	2	0603
C10, C13, C14, C15, C16, C17	Ceramic Capacitor	4.7μF	6	0603
C9, C18, C19	Ceramic Capacitor	100pF	3	0603
R12, R13, R17, R18	Resistor	10K	4	0603
R15	Resistor	2M	1	0603
R19	Resistor	1.5K	1	0603
R2	Resistor	316K	1	0603
R3, R4, R5, R14, R21	Resistor	100K	5	0603
R6	Resistor	1.24K	1	0603
R7, R8, R9, R10, R11, R16, R20	Resistor	1M	7	0603

**Table 12: AAT3608 Evaluation Board Bill of Materials (BOM).**

**SystemPower™ Compact 7 Channel Regulator with Li+/Polymer Linear Battery Charger and I<sup>2</sup>C Interface**

## Ordering Information


Package	Marking <sup>1</sup>	Part Number (Tape and Reel) <sup>2, 3</sup>
TQFN55-40	C8XYY	AAT3608IIC-1-T1



All AnalogicTech products are offered in Pb-free packaging. The term “Pb-free” means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at <http://www.analogictech.com/aboutus/quality.php>.

## Package Information

### TQFN55-40<sup>4</sup>



All dimensions in millimeters.

1. XYY = assembly and date code.  
 2. Sample stock is generally held on part numbers listed in **BOLD**.  
 3. Available exclusively outside of the United States and its territories.  
 4. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

**Revision History**

Date	Revision	Edits
5/5/2010	3608.2010.04.1.1	<ol style="list-style-type: none"> <li>1. edits to Typical Application drawing p.1.</li> <li>2. edits to Thermal Information p.3.</li> <li>3. edits to Buck Regulators p.27.</li> <li>4. edits to Low-Dropout Regulators p.28.</li> <li>5. edits to Acknowledge Bit p.32</li> <li>3. edits to Table 6 p.34.</li> <li>4. edits to Table 10 p.35.</li> <li>5. edits to Fig.10 p.38.</li> <li>6. edits to Table 12 p.40.</li> <li>7. edits to Ordering Information p.41.</li> </ol>
7/15/2010	3608.2010.07.1.2	<ol style="list-style-type: none"> <li>1. Edits to General Description, Features, and Application sections p.1.</li> <li>2. edits to Typical Application drawing p.2.</li> <li>3. edits to pin description table p.3</li> <li>4. edits to Thermal Information p.4.</li> <li>5. Edits to Electrical Characteristics p.5.</li> <li>6. edits to curves p.8-22.</li> <li>7. edits to Block Diagram p.24.</li> <li>8. edits to SYSOUT p.25-26.</li> <li>9. Battery Temperature Fault Monitoring title added p.26.</li> <li>10. flowchart replaced p.27.</li> <li>11. edits to Buck Regulators p.28.</li> <li>12. edits to Low-Dropout Regulators p.29.</li> <li>13. Figs. 2-3 replaced p.30.</li> <li>14. edits to Fig.7 p.31.</li> <li>15. edits to Fig.7 p.32.</li> <li>16. edits to Acknowledge Bit p.34</li> <li>17. Fig.9 replaced p.34.</li> <li>18. edits to Table 6 p.35.</li> <li>19. edits to Table 10 p.36.</li> <li>20. sections added to Application Information p.38.</li> <li>21. edits to Table 12 p.38.</li> <li>22. edits to Fig.10 p.40.</li> <li>23. edits to Ordering Information p.43.</li> </ol>
8/24/2010	3608.2010.08.1.3	<ol style="list-style-type: none"> <li>1. Add footnote 3 p.43.</li> </ol>

**Advanced Analogic Technologies, Inc.**  
 3230 Scott Boulevard, Santa Clara, CA 95054  
 Phone (408) 737-4600  
 Fax (408) 737-4611



© Advanced Analogic Technologies, Inc.  
 AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.