## RDFC Controller for Offline Applications



## FEATURES

- Highly integrated CMOS controller IC
- Low cost package option
- Drive suitable for low cost bipolar power transistors
- Resonant switching for high efficiency and low EMI
- Frequency optimised for power circuit parasitics
- Protection against overload, over-temperature and under-voltage


## APPLICATIONS

External AC/DC charger/adaptor (single voltage input) e.g. cordless phones, portable electric tools.
Embedded PSU (single voltage input) e.g. set-top boxes, DVD players, audio products, domestic appliances.

## OVERVIEW

The C2472 controller uses CamSemi's Resonant Discontinuous Forward Converter (RDFC) topology to create a high efficiency, low cost alternative to line-frequency transformer PSUs. By operating in resonant mode, EMI is greatly reduced, enabling the replacement of linear PSUs in demanding applications such as audio products and cordless phone chargers. The C2472 controller also offers overload protection which is usually associated with more expensive switch mode solutions.


Figure 1: Block Diagram of the C2472 Controller IC

## PIN DEFINITIONS



Figure 2: C2472 Pin Assignment (drawing not to scale)

## VDD Pin

The VDD pin supplies power to the controller and is maintained at the correct voltage (nominally 3.3 V ) by an internal shunt regulator.

## COL Pin

The COL pin is used to sense the collector voltage of the primary switching transistor, via a coupling capacitor, to control the timing and current levels of the signals produced on the BAS pin.

## CS Pin

The CS pin senses the primary switch current via the current sensing resistor. The voltage sensed on this pin is used to control the operating modes to manage standby and overload protection. Operating characteristics are programmed via two external resistors.

## AUX Pin

The AUX pin provides the supply current for the internal base driver block. In most applications, the AUX pin is connected to the external supply rail via an NPN transistor and a current-limiting resistor to set the maximum base current; however, in low power applications the AUX pin can be connected to the VDD pin via the limiting resistor, with some compromise on the standby power consumption.

## BAS Pin

The BAS pin switches the external bipolar primary switch transistor on and off. The current supplied to the switch transistor is controlled to minimize the switching losses and thereby help optimize overall system efficiency.

## GND Pin

GND pins provide the ground reference. Where the device has multiple GND pins, all must be connected to a common, low impedance path.

## TYPICAL APPLICATION CIRCUIT

The C2472 controller is intended primarily for single input voltage AC/DC applications, such as replacement of line frequency linear transformer power supplies. This versatile controller supports a wide range of applications at low cost. A typical circuit configuration is shown in Figure 3.


Figure 3: Typical RDFC Application Schematic

## Typical 12 W Charger Performance

| Input | 115 V ac |
| :--- | :--- |
| Output | $12 \mathrm{~V}, 1 \mathrm{~A} \mathrm{dc}$ |
| Efficiency | $>80 \%$ |
| No-load power input | $<150 \mathrm{~mW}$ |

## Typical Maximum Application Rated Power

| Power Switch <br> (Q1) Gain | 115 Vac | 230 Vac |
| :---: | :---: | :---: |
| Standard | 20 W | 40 W |
| High | 40 W | 60 W |

## PRINCIPLE OF OPERATION

## Power-Up/Power-Down Sequences

The C2472 controller is powered via its VDD pin. When mains voltage is first applied, a small amount of current (locticep $)$ is drawn from the rectified mains input via high value start up resistors (Rht1 and Rht2 in Figure 3). When the voltage on the VDD pin ( $\mathrm{V}_{\mathrm{DD}}$ ) reaches a level $\mathrm{V}_{\text {OVDTHR }}$ the controller wakes up, demands more supply current (ldDWAKE) and enters the Start-up state (see Figure 4). The controller stays in Start-up for a short time during which internal circuit blocks are enabled and then changes to Active operation. In both Start-up and Active states, the controller uses an internal shunt regulator to regulate the $V_{D D}$ rail voltage; the regulator is disabled in Sleep. A higher regulation voltage is applied during Start-up ( $\mathrm{V}_{\mathrm{DDREG}(\mathrm{s})}$ ) than during Active operation ( $\mathrm{V}_{\mathrm{DDREG}(\mathrm{R})}$ ) to help provide sufficient $\mathrm{V}_{\mathrm{DD}}$ before the Auxiliary supply from the transformer rises to maintain $V_{D D}$.

If the VDD pin voltage drops below $\mathrm{V}_{\text {UVDTHR }}$ the controller goes back to Sleep, reducing the supply current demand. The system will restart when input power is restored. To achieve a smooth power up sequence the $V_{D D}$ reservoir capacitor needs to be large enough to sustain the supply above $\mathrm{V}_{\text {UVDTHR }}$ over the Start-up period.


Figure 4: VDD Pin Waveform ( $V_{D D}$ ) During Initial Power-up and Power-down

| State | Description |
| :--- | :--- |
| Sleep | From initial application of power or from Active state if $V_{D D}$ falls below $V_{\text {UVDTHR, }}$, the <br> controller changes to Sleep state. Non-essential controller circuits are powered down <br> and the external switching transistor (Q1) is held off. Exit from Sleep state occurs when <br> $V_{D D}$ rises above $V_{\text {OVDTHR }}$ and the controller moves to the Start-up state. |
| Start-up | When the Start-up state is entered, internal controller circuits are activated and power <br> conversion begins (Standby mode - see Table 2). In Start-up the on-chip shunt <br> regulator stabilises $V_{D D}$ to an intermediate value, $V_{D D R E G(S) . ~ A f t e r ~ a ~ p r e s e t ~ t i m e, ~ t h e ~}$ <br> controller changes from Start-up to Active operation. |
| Active | Converter operation continues, the shunt regulator controls $V_{D D}$ to the lower $V_{D D R E G(R)}$. <br> If $V_{D D}$ falls below $V_{\text {UVDTHR }}$ the controller ceases converter operation and reverts to <br> Sleep state. |

Table 1: Summary of RDFC Controller States

## Start-up and Active State Power Conversion Modes

In the Start-up and Active states the C2472 IC has several modes for controlling power conversion that are designed to achieve maximum efficiency and to limit power (current) across a wide range of loads. Refer to Table 2 for a summary of each mode.

| Mode | Typical Load <br> Range | Description |
| :--- | :--- | :--- |
| Standby | lout $\geq 0 \%$ to <br> $\sim 20 \%$ of rated <br> current | Standby mode reduces power consumption at low loads. It achieves this by <br> progressively reducing the on-time then by increasing the off-time as the load <br> decreases. As load increases, the converter duty is increased until the controller <br> returns to Normal mode. Typically, mains ripple causes change of operating mode <br> during each mains half-cycle, with the converter moving to lower-power modes <br> between peaks of the mains voltage. |
| Normal | Iout $>\sim 20 \%$ to <br> $100 \%$ of rated <br> current | Normal mode is used for steady state power delivery. During Normal mode the power <br> device switches in a fully resonant minimum-voltage-switching waveform, with the off- <br> time determined by the transformer resonance (TREs) and the on-time being equal to <br> $75 \%$ of the off time. A low level of primary switch current, sensed via the CS pin <br> voltage, causes the controller to change to Standby mode and a high level to Overload <br> mode. |
| Overload | Iout >~100\% <br> rated current | Overload mode is activated at high output loads. In this mode the on-time of the <br> primary switch is terminated early (before 75\% of TREs) when the primary current <br> exceeds a preset maximum, thereby protecting the primary switch and limiting the <br> output current. This results in reduction of the output voltage. Heavy overload (sensed <br> by the on-period of the primary switch reducing below a preset time) causes Foldback <br> mode to be entered. |
| Foldback | Vout < ~70\% <br> rated output | Foldback mode is entered from the Overload mode. In this mode the controller reduces <br> the on/off duty cycle to protect the power supply and any connected load by both <br> shortening the on-period and increasing the off-period of the primary switch. Converter <br> cycles continue to maintain auxiliary power to the controller. The controller exits the <br> Foldback mode and enters the Power Burst mode after a fixed number of power <br> conversion cycles. |
| Power <br> Burst | Vout < ~70\% <br> rated output | Power Burst mode is entered periodically from Foldback mode in order to restart the <br> power supply output. In Power Burst mode, the controller operates at maximum <br> delivered power for a set number of power converter cycles. At the end of the burst, if <br> the load is not excessive, the converter goes to Normal mode; otherwise it reverts to <br> Foldback mode. |

Table 2: Summary of Active Operating Modes
When the controller goes from Sleep to Start-up state, its power conversion mode is set to Standby. Typically the converter output voltage is low at this time so the primary switch current is high during the first few converter cycles. This causes the operating mode to change quickly to Normal or Overload mode.

## RDFC Power Supply I-V Characteristic

Figure 5 illustrates a typical RDFC power supply characteristic with the various Active state modes of operation identified. $\mathrm{I}_{\text {Nом }}$ and $\mathrm{V}_{\text {NOM }}$ are the nominal output voltage and current drawn by the load at the rated power of the application circuit.


Figure 5: Typical RDFC Power Supply Characteristic Indicating Different Active Modes of Operation
The exact thresholds for transition between modes depend on specific application characteristics, controller internal clock frequency ( $\mathrm{F}_{\mathrm{CLK}}$ ) and CS pin thresholds ( $\mathrm{V}_{\text {OCPH }}$ and $\mathrm{V}_{\text {OCPL }}$ ). These parameters and their effects are explained later.

CamSemi

## Switching Waveforms

The collector voltage ( $\mathrm{V}_{\mathrm{CE}}$ ) and current ( $\mathrm{I}_{\mathrm{C}}$ ) waveforms of the primary switching transistor (Q1 in Figure 3) are shown in Figure 6. $\mathrm{T}_{\text {RES }}$ is the duration of the transformer resonance during the off period. Note that in Overload mode, the primary switch Q1 is turned off when the current exceeds the protection level OCPH (sensed by the CS pin voltage).


Figure 6: Typical Switch (Q1) Collector Voltage ( $\mathrm{V}_{\mathrm{CE}}$ ) and Current ( $\mathrm{I}_{\mathrm{C}}$ ) Waveforms

## Resonance Control

The natural resonance of the transformer and associated components is deduced from the current flowing into and out of the COL pin via the collector coupling capacitor.

The voltage sensed on the COL pin is used to control saturation of the primary switch transistor (Q1 in Figure 3) during the on-period (see "Optimised Base Drive"). During the off-period, timing of the resonance is detected via the current in and out of the pin, which has a low impedance path to GND during this time. Rate of change of voltage at the transformer primary causes current into or out of the COL pin, which is processed to measure the resonance period $\mathrm{T}_{\text {RES }}$ and to find the optimum turn-on time for the following conversion cycle. The resonant period is also used to determine the maximum on-time of the primary switch transistor, so that

$$
\mathrm{T}_{\mathrm{ON}}=0.75 \times \mathrm{T}_{\mathrm{RES}}
$$

The maximum duty cycle ( $D_{\text {NORMAL }}$ ) is therefore nominally $43 \%$. On-time of the switch is controlled to manage power delivery and is reduced in both low-load and overload conditions. The minimum on-time in overload is determined by the internal CS blanking, specified as $\mathrm{T}_{\text {CSBLANk. }}$

At turn-on of the primary switching transistor, its collector voltage can fall very rapidly, with correspondingly large current out of or in to the COL pin via the coupling capacitor (Ccol). An on-chip clamp transistor, controlled by an internal signal called ACTICLAMP, provides a low resistance path to GND. This transistor is turned on shortly before turn-on of the primary switch and remains on until time $\mathrm{T}_{\mathrm{ACT}}$ after turn-on of the primary switch. It is then turned off during the remainder of the primary switch on-period. In some applications, the current through the coupling capacitor may develop sufficient voltage across the clamp transistor to cause conduction of the ESD protection diodes. This is permissible up to a limit I COL which is specified in ABSOLUTE MAXIMUM RATINGS. If, due to application design, the capacitor current could exceed this level, external protection diodes and a resistor must be provided (Dcol1, Dcol2 and Rcol in Figure 3).

## Optimised Base Drive

To minimize losses in the primary switching transistor (Q1) its base current is carefully controlled. To minimize turn-on losses, the base current is initially forced to a maximum value $l_{\text {BASMAX }}$ for a time $T_{\text {FON }}$ (the force-on or "FON" pulse). For the remainder of the on-time the base current is reduced to a lower value such that the on-state collector voltage is maintained at a preset target voltage, thereby minimizing turn-off time and consequent losses. During this period, $\mathrm{T}_{\text {PBD }}$, the so called "proportional base drive" (PBD) current is referred to as $I_{\text {BASPBD }}$.


Figure 7: Primary Switch (Q1) Base Drive
The BAS pin (see Figure 7) is driven by two transistors, Qon and Qoff. Qon provides $I_{\text {BASMAX }}$ during $T_{\text {FON }}$ and $I_{\text {BASPBD }}$ during the remainder of the on-period. Transistor Qoff provides a low-resistance ( $R_{\text {BASCLAMP }}$ ) path to GND during the off-period to ensure rapid turn-off of the primary switch, Q1. I IASPBD is set by the PBD system within the controller but $\mathrm{I}_{\text {BASMAX }}$ is determined by the external resistor Raux and the Aux Supply voltage.


Figure 8: Base Driver Current Waveforms
$\mathrm{I}_{\text {BASPBD }}$ is controlled by monitoring the voltage at the COL pin during $\mathrm{T}_{\text {PBD }}$; base current is increased progressively as $\mathrm{V}_{\text {col }}$ rises above threshold $\mathrm{V}_{\text {CREF }}$ (see Figure 9). The desired on-state $\mathrm{V}_{\text {CE }}$ of the switching transistor is set by capacitors Cp and Ccol (see Figure 3 ), the COL pin capacitance ( $\mathrm{C}_{\mathrm{INcoL}}$ ) and $\mathrm{V}_{\text {CREF }}$.


Figure 9: $I_{\text {BASPBD }}$ characteristic

## Power Control

Load conditions are sensed on a cycle-by-cycle basis via the CS pin. When low levels of output power demand are detected, the controller progressively reduces the switching duty cycle to reduce power consumption and to improve output voltage regulation. Power demand causes increase in duty up to the maximum, or until Overload is detected.

The voltage at the CS pin is compared to two thresholds, one nominally at GND voltage ( $\mathrm{V}_{\text {OCPL }}$ ) to generate an internal signal OCPL and the other at a negative threshold ( $\mathrm{V}_{\mathrm{OCPH}}$ ) to generate an internal signal OCPH. The controller samples OCPL a short time ( $\mathrm{T}_{\mathrm{OCPL}}$ ) after turn-on of the primary switch. A negative voltage at the CS pin indicates power demand so the controller increases the switching duty up to the maximum; conversely a positive voltage causes a decrease in duty.
Excessive primary switch current, detected via OCPH, terminates the on-period of the primary switch to limit power delivery (Overload mode). High levels of overload (when the converter output voltage held is low by the load) causes OCPH to trigger soon after turn-on of the primary switch. This condition is detected by the controller sampling OCPH at time $\mathrm{T}_{\text {FBTHR }}$ after turn-on. If OCPH triggers within this time, the controller changes to Foldback mode. To prevent mis-triggering, OCPH is blanked for a short period $\mathrm{T}_{\text {CSBLANk }}$ after turn-on.

The effective thresholds for current through the primary switch for both power reduction (OCPL) and overload (OCPH) are programmed by the current-sense resistors connected to the CS pin as shown in Figure 10.


Figure 10: Current Sense Diagram
The internal current source ( $\mathrm{I}_{\text {CSBIAS }}$ ) develops an offset voltage across the series resistor (R2 in Figure 10) so setting OCPL current threshold. Switch current in excess of overload (OCPH) is detected using a fixed threshold voltage but the contribution from the offset voltage across R2 has to be taken into account.

$$
\begin{aligned}
& R 2=\frac{V_{\text {OCPH }} \cdot I_{\text {OCPL }}-V_{O C P L} \cdot I_{\text {OCPH }}}{I_{\text {OCPH }} \cdot I_{\text {CSBIAS }}-I_{\text {OCPL }} \cdot I_{\text {CSBIAS }}} \\
& R c s=\frac{V_{O C P H}-V_{O C P L}}{I_{O C P H}-I_{O C P L}}
\end{aligned}
$$

Note: $l_{\text {OCPL }} l_{\text {OCPH }}, V_{\text {OCPH }} I C_{S B I A S}$ are all positive magnitude in these formulae

## Protection Features

## Collector De-saturation (Over Voltage) Protection (COVP)

To protect the primary switch from excessive power dissipation, the on-state voltage of the primary switching transistor is limited by the controller. The controller will go to Foldback mode if the COL pin voltage is greater than $\mathrm{V}_{\mathrm{Covp}}$ at the end of the on-time for four consecutive cycles.

## Over-temperature Protection (OTP)

Temperature sensing is integrated with the controller. If the temperature of the die rises above the shutdown temperature, $\mathrm{T}_{\mathrm{SH}}$, the BAS output is inhibited. It restarts once the temperature has fallen more than $\mathrm{T}_{\mathrm{SH} \text { (HYST) }}$ below $\mathrm{T}_{\mathrm{SH}}$. In typical applications "hiccup" operation will occur. While BAS is inhibited, the device is active and draws $I_{\text {DDWAKE }}$. This causes $V_{D D}$ to fall since auxiliary power is not provided by the transformer. Once $V_{D D}$ reaches $\mathrm{V}_{\text {UVDTHR, }}$ the controller enters the Sleep state and $I_{D D}$ falls to $I_{\text {DDSLEEP }}$ allowing $V_{D D}$ to rise again (via the resistors Vht1 and Vht2). When $\mathrm{V}_{\mathrm{DD}}$ reaches $\mathrm{V}_{\text {ovdthr }}$ reset occurs and the controller re-starts. If the die temperature is below $T_{S H}$, BAS operation continues but if it is still above $T_{S H}$, BAS operation ceases after a short period and the hiccup cycle repeats.

## Primary Switch Over-current Protection (OCP)

To protect the primary switch, the base drive is turned off if the primary switch current rises too high, sensed via the CS input voltage falling below a preset negative threshold $\mathrm{V}_{\text {осрн. }}$. See also Power Control on page 10.

## Output Overload/Short-circuit Protection

If the application circuit is overloaded beyond a certain limit the controller goes into Foldback mode with reduced duty cycle, protecting the primary switch by reducing its power dissipation. Transition to Foldback mode is triggered by the CS pin voltage crossing the $\mathrm{V}_{\mathrm{OCPH}}$ threshold within a time $\mathrm{T}_{\text {FBTHR }}$ of the start of the FON pulse. This typically happens when the load holds the output voltage low. See also Power Control on page 10.

## Under Voltage Protection

The controller is prevented from operating if the $\mathrm{V}_{\mathrm{DD}}$ supply is inadequate ( $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {UVDTHR }}$ ). Once the controller has stopped operation it will not restart until the $\mathrm{V}_{\mathrm{DD}}$ supply voltage rises above $\mathrm{V}_{\text {Ovdthr }}$.

## ABSOLUTE MAXIMUM RATINGS

CAUTION: Permanent damage may result if a device is subjected to operating conditions at or in excess of absolute maximum ratings. Current flowing into a pin is taken to be positive.

| Parameter | Symbol | Condition |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ |  |  |  | 4.6 | V |
| Input voltage AUX | $V_{\text {AUX }}$ |  |  | -0.5 | $V_{D D}+0.5$ | V |
| Input voltage BAS | $V_{\text {bAS }}$ |  |  | -0.5 | $V_{D D}+0.5$ | V |
| Input voltage CS | $\mathrm{V}_{\text {cs }}$ |  |  | -0.5 | $V_{D D}+0.5$ | V |
| Input voltage COL | $\mathrm{V}_{\text {col }}$ |  |  | -0.5 | $V_{D D}+0.5$ | V |
| Pin current VDD | IDD |  |  | -100 | 30 | mA |
| Pin current AUX | $\mathrm{I}_{\text {AUX }}$ | While Qon is on (Figure 7), duty $<30 \%$, $\mathrm{V}_{\text {BAS }}>0 \mathrm{~V}$ |  | -100 | 260 | mA |
|  |  | All other conditions |  | -100 | 100 | mA |
| Pin current BAS | $\mathrm{I}_{\text {BAS }}$ | While Qoff is on (Figure 7), duty < 30\% | $\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}$ | -100 | 220 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{j}}<100^{\circ} \mathrm{C}$ | -100 | 400 | mA |
|  |  | While Qon is on (Figure 7), duty $<30 \%$, $\mathrm{V}_{\mathrm{BAS}}>0 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}$ | -260 | 100 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{j}}<100^{\circ} \mathrm{C}$ | -470 | 100 | mA |
|  |  | While Qon is on (Figure 7), duty $<30 \%$, $\mathrm{V}_{\text {BAS }}<0 \mathrm{~V}$ |  | -200 | 100 | mA |
|  |  | All other conditions |  | -100 | 100 | mA |
| Pin current CS | ICs |  |  | -100 | 100 | mA |
| Pin current COL | $\mathrm{I}_{\text {col }}$ | During PBD: ESD diode limit, input is high impedance |  | -100 | 100 | mA |
|  |  | During turn-on transient (ACTICLAMP active) |  | -250 | 250 | mA |
|  |  | During resonance off period |  | -125 | 250 | mA |
| Junction temperature | TJ |  |  | -25 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstor |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature (soldering, 10 s ) | TL |  |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| ESD withstand |  | Human body model, JESD22-A114 |  |  | 2 | kV |
|  |  | Charged device model, ANSI-ESD-STM5.3.1 |  |  | 500 | V |

## NORMAL OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | VDD pin, limited by internal regulator | 3.1 | 3.3 | 3.5 | V |
| Junction temperature | $\mathrm{T}_{J}$ | Over temperature protection operates at higher temperatures | -25 | 25 | 100 | ${ }^{\circ} \mathrm{C}$ |
| Internal digital clock frequency | $\mathrm{F}_{\text {CLK }}$ | $\left.\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }}=\mathrm{V}_{\text {DDREG( }} \mathrm{R}\right)$ | 9.7 | 12.1 | 14.5 | MHz |
|  | F clktc | Temperature coefficient | -35 |  | 5 | $\mathrm{kHz}^{\circ} \mathrm{C}^{-1}$ |
| Switching frequency, Normal mode | $\mathrm{F}_{\text {MaX }}$ | Determined by $\mathrm{T}_{\text {RES }}$ ( $\mathrm{F}_{\text {clk }}$ in MHz) |  | $\mathrm{F}_{\text {CLK }} / 61$ |  | MHz |
|  | $\mathrm{F}_{\text {MIN }}$ |  |  | $\mathrm{F}_{\text {CLK }} / 490$ |  | MHz |
| Transformer resonance time | $\mathrm{T}_{\text {ReSmin }}$ | Natural resonance of transformer and associated capacitances. FcLK in MHz. |  | $35 / F_{\text {CLK }}$ |  | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {RESMAX }}$ |  |  | 280 / F CLK |  | $\mu \mathrm{s}$ |
| Supply current | ldD | Limit externally |  |  | 30 | mA |

## ELECTRICAL CHARACTERISTICS

Unless otherwise stated:

1. Min and Max electrical characteristics apply over normal operating conditions.
2. Typical electrical characteristics apply at $T_{J}=T_{\text {JTYP }}$ and $V_{D D}=V_{\text {DDTYP }}$
3. Functionality and performance is not defined when a device is subjected to conditions outside the range of normal operating conditions and device reliability may be compromised.
4. For parameters dependent on $\mathrm{F}_{\text {CLK }}$, the value of $\mathrm{F}_{\text {CLK, }}$, MHz should be used in calculations.

## VDD Pin

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Regulation voltage | $V_{\text {dDREG(R) }}$ | Active state, $2.5 \mathrm{~mA}<\mathrm{I}_{\mathrm{DD}}<30 \mathrm{~mA}$ | 3.1 | 3.3 | 3.5 | V |
|  | $\mathrm{V}_{\text {dDREG(S) }}$ | Start-up state, 2.5 mA < $\mathrm{I}_{\mathrm{DD}}<30 \mathrm{~mA}$ |  | 4 |  | V |
| Quiescent current | IddsLeEP | Sleep state, $\mathrm{V}_{\text {DD }}$ < $\mathrm{V}_{\text {UVDTHR }}$ |  |  | 8 | $\mu \mathrm{A}$ |
| Residual supply current | Iddwake | Start-up \& Active states, Normal mode $\left(V_{\text {DDREG }(R)}-300 \mathrm{mV}\right)<\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DD}}<\left(\mathrm{V}_{\mathrm{DDREG}(\mathrm{R})}-100 \mathrm{mV}\right)$ | 0.5 |  | 2.5 | mA |
| OVD threshold, Sleep | $\mathrm{V}_{\text {OVdthr }}$ | Sleep state | 3.5 |  | 4.6 | V |
| UVD threshold | VUVDthr | Start-up and Active states | 2.7 |  | 3.2 | V |
| $\mathrm{V}_{\text {DDREG(R) }}-\mathrm{V}_{\text {UVDTHR }}$ |  | $\mathrm{I}_{\mathrm{DD}}<30 \mathrm{~mA}$ | 150 |  |  | mV |

## AUX Pin

| Parameter | Symbol | Condition |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input current | $\mathrm{I}_{\text {AUXMAX }}$ |  |  |  |  | 100 | mA |
| AUX pin voltage | $V_{\text {AUXFON }}$ | $\begin{aligned} & \text { BAS }=800 \mathrm{mV} \\ & 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\text {Aux }}=10 \mathrm{~mA}$ | 0.84 |  | 1.22 | V |
|  |  |  | $\mathrm{I}_{\text {Aux }}=80 \mathrm{~mA}$ | 1.2 |  | 1.64 | V |

## CS Pin

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCPH comparator threshold | V OCP | $0^{\circ} \mathrm{C}<\mathrm{T}_{J}<100^{\circ} \mathrm{C}$ | -260 |  | -235 | mV |
| OCPL comparator threshold | Vocpl |  | -5 |  | 5 | mV |
| OCPH comparator response time | Tocp | Step CS input from <br> $\mathrm{V}_{\mathrm{CS}}>-200 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{CS}}<-300 \mathrm{mV}$ |  |  | 0.1 | $\mu \mathrm{S}$ |
| Bias current | $I_{\text {csbias }}$ | $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 40 |  | 67.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 41.5 |  | 59.5 | $\mu \mathrm{A}$ |
| OCPL sampling time | Tocpl | FcLk in MHz |  | $\begin{gathered} \hline 19 / F_{\text {CLK }} \\ -0.06 \end{gathered}$ |  | $\mu \mathrm{s}$ |
| Blanking period | TCSbLANK | $\mathrm{F}_{\text {clk }}$ in MHz |  | $\begin{gathered} 4 / F_{\text {CLK }} \\ -0.06 \end{gathered}$ |  | $\mu \mathrm{s}$ |
| Foldback threshold time | $\mathrm{T}_{\text {FBTHR }}$ | FcLk in MHz |  | $\begin{gathered} 26 / F_{\text {CLK }} \\ -0.06 \end{gathered}$ |  | $\mu \mathrm{s}$ |

BAS Pin

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Base drive current | $I_{\text {BASmax }}$ |  | 100 |  |  | mA |
| Base clamp turn-off resistance | $\mathrm{R}_{\text {basclamp }}$ | $\mathrm{V}_{\mathrm{BAS}}=400 \mathrm{mV}$ |  |  | 8.5 | $\Omega$ |
| Duty cycle | $\mathrm{D}_{\text {NORMAL }}$ | Normal mode |  | 43 |  | \% |
| Force-on period (depends on FcLK) | Tfon | Standby mode $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 100 |  | 230 | ns |
|  |  | Normal, Foldback \& Power Burst modes. $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 400 |  | 705 | ns |
| Minimum on-period | Tonmin | Standby (Fclk in MHz) |  | 20 / FCLK |  | $\mu \mathrm{s}$ |
| Maximum off-period | Toffmax | Standby ( $\mathrm{F}_{\text {clk }}$ in MHz) |  | $\begin{gathered} 1920 / F_{\text {CLK }} \\ +T_{\text {RES }} \end{gathered}$ |  | $\mu \mathrm{S}$ |
| Power Burst mode | $\mathrm{N}_{\text {burst }}$ | Burst length, number of converter cycles |  | 22144 |  | cycles |
|  | Tburstcycmin | Minimum converter cycle period in Power Burst mode ${ }^{1}$ ( $\mathrm{F}_{\text {CLK }}$ in MHz) |  | 39 / Fclk |  | $\mu \mathrm{S}$ |
| Foldback mode | Nfold | Foldback duration between bursts, number of converter cycles |  | 18326 |  | cycles |
|  | T Foldcycmin | Converter period in Foldback mode ${ }^{2}$ ( $\mathrm{F}_{\text {CLK }}$ in MHz ) |  | $\begin{gathered} 900 / \mathrm{F}_{\text {CLK }}+ \\ \mathrm{T}_{\text {RES }} \end{gathered}$ |  | $\mu \mathrm{s}$ |
|  | Toffextmin | Extended off time ( $\mathrm{F}_{\text {CLK }}$ in MHz) |  | 896 / F CLK |  | $\mu \mathrm{s}$ |

[^0]C2472 Datasheet
RDFC Controller for Offline Applications

COL Pin

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rising edge comparator threshold | $I_{\text {CRISE }}$ |  |  | 0.4 |  | mA |
| Falling edge comparator threshold | Icfall |  |  | -0.4 |  | mA |
| Collector overvoltage comparator threshold | $\mathrm{V}_{\text {covp }}$ |  | 0.7V $\mathrm{V}_{\text {d }}$ |  | 0.9 V D | V |
| PBD threshold voltage | $\mathrm{V}_{\text {cref }}$ | Intercept of characteristic $10 \mathrm{~mA}<\mathrm{I}_{\mathrm{BAS}}<80 \mathrm{~mA}$ (see Figure 11) | 0.76 |  | 1.1 | V |
| PBD transconductance |  |  |  | 200 |  | $\mathrm{mAV}^{-1}$ |
| Input leakage current |  | $\mathrm{T}_{J}<100^{\circ} \mathrm{C}$ | -650 |  | 650 | nA |
| Input capacitance | Cincol | $\mathrm{V}_{\text {COL }}=1 \mathrm{~V}$ | 25 | 28 | 31 | pF |
| ACTICLAMP duration after FON | $\mathrm{T}_{\text {ACt }}$ | Standby mode ( $\mathrm{Fclk}^{\text {ch }} \mathrm{MHz}$ ) |  | $\begin{gathered} 3 / F_{\text {CLK }}- \\ 0.06 \end{gathered}$ |  | $\mu \mathrm{s}$ |
|  |  | Normal, Foldback and Power Burst modes ( $\mathrm{F}_{\text {CLK }}$ in MHz ) |  | $\begin{gathered} \hline 4 / F_{\text {CLK }}- \\ 0.06 \end{gathered}$ |  | $\mu \mathrm{S}$ |



Figure 11: COL/BAS Transconductance (typical, at $25^{\circ} \mathrm{C}$ )

## THERMAL CIRCUIT PROTECTION

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Thermal shutdown <br> temperature | $\mathrm{T}_{\text {SH }}$ | At junction | 105 | 115 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown <br> hysteresis | $\mathrm{T}_{\text {SH (HYST) }}$ | At junction |  | 35 |  | ${ }^{\circ} \mathrm{C}$ |

## PACKAGE THERMAL RESISTANCE CHARACTERISTICS

## Conditions:

1. Controller IC mounted on typical PCB (1.6 mm thick, $35 \mu \mathrm{~m}$ copper, CEM1);
2. $\theta_{\mathrm{JP}}$ measured to pin terminal of device at the surface of the PCB.

| Package | Junction-to-pin <br> $\boldsymbol{\theta}_{\mathrm{JP}}$ (Typical) | Junction-to-ambient <br> $\boldsymbol{\theta}_{\mathrm{JA}}$ (Typical) | Units |
| :--- | :---: | :---: | :---: |
| SOT23-6 | 60 | 170 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## PACKAGE AND ORDERING INFORMATION

## Package Marking

The SOT23-6 package is marked with a short code FA as illustrated in Figure 12.


Figure 12: C2472PX2 SOT23-6 Package Marking

## Ordering

| Type | Package | Packing Form | Order |
| :--- | :--- | :--- | :--- |
| C2472PX2 | SOT23-6 | 7" Tape \& Reel | C2472PX2-TR7 |
|  |  | 13" Tape \& Reel | C2472PX2-TR13 |

For further package and ordering information please contact CamSemi.

## DATASHEET STATUS

The status of this Datasheet is shown in the footer. Always refer to the most current version.

| Datasheet Status | Product <br> Status | Definition |
| :--- | :--- | :--- |
| Product preview | In development | The Datasheet contains target specifications relating to design and <br> development of the described IC product. Application circuits are illustrative <br> only. Specifications are subject to change without notice. |
| Preliminary | In qualification | The Datasheet contains preliminary specifications relating to functionality and <br> performance of the described IC product. Application circuits are illustrative <br> only. Specifications are subject to change without notice. |
| Product data | In production | The Datasheet contains specifications relating to functionality and <br> performance of the described IC product. Application circuits are illustrative <br> only. Specifications are subject to change without notice. |

## CONTACT DETAILS

## Cambridge Semiconductor Ltd

St Andrew's House
St Andrew's Road
Cambridge
CB4 1DL
United Kingdom
Phone: +44 (0)1223 446450
Fax: $\quad+44(0) 1223446451$
Email: sales.enquiries@camsemi.com
Web: www.camsemi.com

## DISCLAIMER

The product information provided herein is believed to be accurate and is provided on an "as is" basis. Cambridge Semiconductor Ltd (CamSemi) assumes no responsibility or liability for the direct or indirect consequences of use of the information in respect of any infringement of patents or other rights of third parties. Cambridge Semiconductor Ltd does not grant any licence under its patent or intellectual property rights or the rights of other parties.

Any application circuits described herein are for illustrative purposes only. In respect of any application of the product described herein Cambridge Semiconductor Ltd expressly disclaims all warranties of any kind, whether express or implied, including, but not limited to, the implied warranties of merchantability, fitness for a particular purpose and non-infringement of third party rights. No advice or information, whether oral or written, obtained from Cambridge Semiconductor Ltd shall create any warranty of any kind. Cambridge Semiconductor Ltd shall not be liable for any direct, indirect, incidental, special, consequential or exemplary damages, howsoever caused including but not limited to, damages for loss of profits, goodwill, use, data or other intangible losses.

The products and circuits described herein are subject to the usage conditions and end application exclusions as outlined in Cambridge Semiconductor Ltd Terms and Conditions of Sale which can be found at www.camsemi.com/legal

Cambridge Semiconductor Ltd reserves the right to change specifications without notice. To obtain the most current product information available visit www.camsemi.com or contact us at the address shown above.


[^0]:    ${ }^{1}$ Minimum converter period $=T_{\text {RES }}+T_{\text {ONMIN }}$
    ${ }^{2}$ Minimum converter period $=T_{\text {RES }}+T_{\text {OfFExt }}+$ Tonmin

