

72-Mbit (2 M × 36) Pipelined Sync SRAM

Features

- Supports bus operation up to 200 MHz
- Available speed grades are 200 and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V/3.3 V I/O operation
- Fast clock-to-output times
 □ 3.0 ns (for 200 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480V33 available in JEDEC-standard Pb-free 100-pin TQFP package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode option

Functional Description

The CY7C1480V33 SRAM integrates 2 M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (\overline{CE}_1), depth-expansion Chip Enables (\overline{CE}_2 and \overline{CE}_3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (\overline{BW}_X , and \overline{BWE}), and Global Write (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of the clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Definitions on page 5 and Truth Table on page 8 for further details). Write cycles can be one to two or <u>four</u> bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.


The CY7C1480V33 operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.

Selection Guide

Description	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.4	ns
Maximum Operating Current	500	450	mA
Maximum CMOS Standby Current	120	120	mA



Logic Block Diagram – CY7C1480V33





Contents


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	7
Burst Sequences	7
Sleep Mode	7
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	
Floctrical Characteristics	10

Capacitance	11
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	14
Ordering Information	18
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	
Document Conventions	20
Units of Measure	20
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DSoC Solutions	



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





Pin Definitions

Pin Name	I/O	Description					
A ₀ , A ₁ , A	Input- Synchronous	$Addres$ s Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1:A0 are fed to the two-bit counter.					
BW _A ,BW _B , BW _C ,BW _D	Input- Synchronous	e Write Select Inputs, Active LOW. Qualified with $\overline{\rm BWE}$ to conduct byte writes to the SRAM. npled on the rising edge of CLK.					
GW	Input- Synchronous	bbal Write Enable Input, active LOW . When asserted LOW <u>on the rising edge</u> of CLK, a global write conducted (all bytes are written, regardless of the values on BW _X and BWE).					
BWE		Byte Write Enable Input, Active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.					
CLK	Input- Clock	Clock Input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.					
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select or deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.					
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.					
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.					
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.					
ADV		Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.					
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.					
ADSC		Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.					
ZZ		ZZ "Sleep" Input, Active HIGH . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.					
DQs, DQPs		Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the ad <u>dresses</u> presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.					
V_{DD}	Power Supply	Power supply inputs to the core of the device.					
V_{SS}	Ground	Ground for the core of the device.					
V _{SSQ} ^[1]	I/O Ground	Ground for the I/O circuitry.					
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.					

Note
1. Applicable for TQFP package.



Pin Definitions (continued)

Pin Name	I/O	Description
MODE	-	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
TDO		Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI		Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TMS		Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock input to the JTAG circuitry . If the JTAG feature is not used, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC		No Connects . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 3.0 ns (200 MHz device).

The CY7C1480V33 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

<u>Byte Write</u> operations are qualified with the Byte Write Enable (BWE) <u>and</u> Byte Write Select (\overline{BW}_X) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if $\overline{\text{CE}}_1$ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to

propagate through the output register and onto the data bus within 3.0 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ triggered write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory $\underline{\text{array}}$. If $\underline{\text{GW}}$ is HIGH, then the write operation is controlled by $\underline{\text{BWE}}$ and $\underline{\text{BW}}_X$ signals.

The CY7C1480V33 provides byte write capability that is described in the Truth Table for Read/Write on page 9. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\chi}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.



Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the <u>following</u> conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) $\overline{CE_1}$, $\overline{CE_2}$, $\overline{CE_3}$ are all asserted active, and (4) the <u>appropriate</u> combination of the Write inputs (\overline{GW} , \overline{BWE} , and $\overline{BW_X}$) are <u>asserted</u> active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1480V33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1480V33 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. CE₁, CE₂, CE₃, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	120	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ Active to Sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit Sleep current	This parameter is sampled	0	-	ns



Truth Table

The Truth Table for CY7C1480V33 follows. $\left[2,\,3,\,4,\,5,\,6\right]$

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Χ	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Χ	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Η	L	Н	L	Х	X	Χ	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Χ	Χ	Н	Χ	Χ	Х	Х	X	Х	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Х	Х	┙	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Х	X	Τ	L–H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L–H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	┙	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Ι	L–H	Tri-State
READ Cycle, Continue Burst	Next	Х	Χ	Χ	L	Н	Η	L	Н	Ш	L–H	Q
READ Cycle, Continue Burst	Next	Х	Χ	Χ	L	Н	Η	L	Н	Τ	L–H	Tri-State
READ Cycle, Continue Burst	Next	Н	Χ	Χ	L	Х	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Χ	L	Х	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
WRITE Cycle,Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
WRITE Cycle,Suspend Burst	Current	Н	Χ	Χ	L	Х	Н	Н	L	Χ	L–H	D

Notes

X = "Don't Care." H = Logic HIGH, L = Logic LOW.

WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.

The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to allow the outputs to tri-state. OE is a "don't care" for the remainder of the write cycle.

OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The following is a Truth Table for Read/Write for the CY7C1480V33. \cite{Matter}

Function	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Note
7. The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.3 V to +4.6 V

Supply Voltage on V_{DDQ} Relative to GND -0.3 V to $+V_{DD}$ DC Voltage Applied to Outputs

in Tri-State-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% / + 10%	2.5 V – 5% to V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter [8, 9]	Description	Test Conditions		Min	Max	Unit
$V_{ m DD}$	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	For 3.3 V I/O		3.135	V_{DD}	V
		For 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	For 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I _{OH} = -1.0 mA		2.0	_	V
V _{OL}	Output LOW Voltage	For 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		For 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage ^[8]	For 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		For 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW Voltage ^[8]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	V
I _X	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$		– 5	5	μА
	Input Current of MODE	Input = V _{SS}		-30	_	μΑ
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		– 5	_	μΑ
		Input = V _{DD}		-	30	μΑ
l _{oz}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabl	ed	-5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	5.0-ns cycle, 200 MHz	_	500	mA
			6.0-ns cycle, 167 MHz	_	450	mA
I _{SB1}	Automatic CE Power Down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$,	5.0-ns cycle, 200 MHz	-	245	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz	_	245	mA
I _{SB2}	Automatic CE Power Down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	-	120	mA

Notes

^{8.} Overshoot: $V_{IH(AC)} < V_{DD}$ +1.5 V (Pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL(AC)} > -2V$ (Pulse width less than $t_{CYC}/2$). 9. Power up: Assumes a linear ramp from 0 V to $V_{DD(min.)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [8, 9]	Description	Test Conditions		Min	Max	Unit
I _{SB3}		V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$,		-	245	mA
			6.0-ns cycle, 167 MHz	_	245	mA
I _{SB4}	Automatic CE Power Down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds	_	135	mA

Capacitance

Parameter [10]	Description	Test Conditions	100-pin TQFP Max	Unit
C _{ADDRESS}	Address input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	6	pF
C _{DATA}	Data input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C _{CTRL}	Control input capacitance		8	pF
C _{CLK}	Clock input capacitance		6	pF
C _{I/O}	Input/Output capacitance		5	pF

Thermal Resistance

Parameter [10]	Description	Test Conditions	100-pin TQFP Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient) Test conditions follow standard test methods and procedures for measuring thermal impedance, according			°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	to EIA/JESD51.	2.28	°C/W


Note
10. Tested initially and after any design or process change that may affect these parameters.




AC Test Loads and Waveforms


Figure 2. AC Test Loads and Waveforms

3.3 V I/O Test Load





2.5 V I/O Test Load





Switching Characteristics

Over the Operating Range

Parameter [11, 12]	Do a suinti a u	200	MHz	167	MHz	11:4
Parameter [117, 12]	Description	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the First Access ^[13]	1	_	1	_	ms
Clock				•	•	
t _{CYC}	Clock Cycle Time	5.0	_	6.0	_	ns
t _{CH}	Clock HIGH	2.0	_	2.4	_	ns
t _{CL}	Clock LOW	2.0	_	2.4	_	ns
Output Times			•	•	•	
t _{CO}	Data Output Valid After CLK Rise	_	3.0	_	3.4	ns
t _{DOH}	Data Output Hold After CLK Rise	1.3	_	1.5	_	ns
t _{CLZ}	Clock to Low Z [14, 15, 16]	1.3	_	1.5	_	ns
t _{CHZ}	Clock to High Z [14, 15, 16]		3.0	_	3.4	ns
t _{OEV}			3.0	_	3.4	ns
t _{OELZ}	OE LOW to Output Low Z [14, 15, 16]	0	_	0	_	ns
t _{OEHZ}	OE HIGH to Output High Z [14, 15, 16]	_	3.0	_	3.4	ns
Setup Times			•	•	•	
t _{AS}	Address Setup Before CLK Rise	1.4	_	1.5	_	ns
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.4	_	1.5	-	ns
t _{ADVS}	ADV Setup Before CLK Rise	1.4	_	1.5	_	ns
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.4	_	1.5	-	ns
t _{DS}	Data Input Setup Before CLK Rise	1.4	_	1.5	_	ns
t _{CES}	Chip Enable Setup Before CLK Rise	1.4	_	1.5	_	ns
Hold Times			•	•	•	
t _{AH}	Address Hold After CLK Rise	0.4	_	0.5	_	ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.4	_	0.5	_	ns
t _{ADVH}	ADV Hold After CLK Rise	0.4	-	0.5	_	ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.4	-	0.5	_	ns
t _{DH}	Data Input Hold After CLK Rise	0.4	-	0.5	_	ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.4	-	0.5	-	ns

^{11.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

12. Test conditions shown in (a) of Figure 2 on page 12 unless otherwise noted.

13. This part has an internal voltage regulator; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can

^{14.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 12. Transition is measured ±200 mV from steady-state voltage.


15. At any possible voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.

16. This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 3. Read Cycle Timing [17]




Note

^{17.} On this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, $\overline{\text{CE}}_2$ is LOW, or $\overline{\text{CE}}_3$ is HIGH.



Switching Waveforms (continued)

Figure 4. Write Cycle Timing [18, 19]




^{18.} On this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, CE_2 is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, CE_2 is LOW, or $\overline{\text{CE}}_3$ is HIGH. 19. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW, and $\overline{\text{BW}}_X$ LOW.



Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing [20, 21, 22]




^{20.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH. 21. The data bus (Q) remains in high Z following a write cycle, unless a new read access is initiated by ADSP or \overline{ADSC} . 22. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 6. ZZ Mode Timing [23, 24]




^{23.} Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 24. DQs are in high Z when exiting ZZ sleep mode.



Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1480V33-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
200	CY7C1480V33-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


Ordering Code Definitions





Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 *D



Acronyms

Acronym	Description			
BGA	ball grid array			
CMOS	complementary metal oxide semiconductor			
FBGA	fine-pitch ball grid array			
I/O	input/output			
JTAG	Joint Test Action Group			
LSB	least significant bit			
MSB	most significant bit			
ŌĒ	output enable			
SRAM	static random access memory			
TAP	test access port			
TCK	test clock			
TDI	test data-in			
TDO	test data-out			
TMS	test mode select			
TQFP	thin quad flat pack			
TTL	transistor transistor logic			
WE	write enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celcius			
μA	micro Amperes			
mA	milli Amperes			
mm	milli meter			
ms	milli seconds			
MHz	Mega Hertz			
ns	nano seconds			
Ω	Ohms			
%	percent			
pF	pico Farad			
V	Volts			
W	Watts			



Document History Page

ocumen	1			
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	114670	08/06/02	PKS	New data sheet.
*A	118281	01/21/03	HGK	Changed status from Advanced Information to Preliminary. Updated Features (Removed 300 MHz frequency related information, update package offering). Updated Selection Guide (Removed 300 MHz frequency related informatio Updated Electrical Characteristics (Removed 300 MHz frequency related information). Updated Switching Characteristics (Removed 300 MHz frequency related information, changed maximm value of t _{CO} parameter from 2.4 ns to 2.6 ns f 250 MHz). Updated Ordering Information (Updated part numbers).
*B	233368	See ECN	NJY	Updated Features (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Functional Description. Updated Logic Block Diagrams (Corresponding to CY7C1480V33, CY7C1482V33, CY7C1486V33). Updated Selection Guide (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Functional Overview. Added Boundary Scan Exit Order (For all packages (Corresponding to CY7C1480V33, CY7C1482V33, CY7C1486V33)). Updated Electrical Characteristics (Removed 250 MHz frequency related information and included 225 MHz frequency related information, replaced the TBD's with their respective values for $I_{\rm DD}$, $I_{\rm SB1}$, $I_{\rm SB2}$, $I_{\rm SB3}$ and $I_{\rm SB4}$ parameters. Updated Capacitance (Replaced values for all parameters for all Packages updated Thermal Resistance (Replaced values of $\Theta_{\rm JA}$ and $\Theta_{\rm JC}$ parameter from TBD to respective Thermal Values for all Packages). Updated Switching Characteristics (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Switching Waveforms. Updated Package Diagrams (Changed package outline for 165-ball FBGA package and 209-ball BGA package, removed 119-BGA package offering).
*C	299452	See ECN	SYT	Updated Features (Removed 225 MHz frequency related information and included 250 MHz frequency related information). Updated Selection Guide (Removed 225 MHz frequency related informatio and included 250 MHz frequency related information). Updated Electrical Characteristics (Removed 225 MHz frequency related information and included 250 MHz frequency related information). Updated Thermal Resistance (Changed values of Θ_{JA} parameter from 16.8 °C/W to 24.63 °C/W and Θ_{JC} parameter from 3.3 °C/W to 2.28 °C/W from 100-pin TQFP Package). Updated Switching Characteristics (Removed 225 MHz frequency related information and included 250 MHz frequency related information, changed minimum value of $t_{\rm CYC}$ parameter from 4.4 ns to 4.0 ns for 250 MHz frequency Updated Ordering Information (Updated part numbers (Added Pb-free information for 100-pin TQFP, 165-ball FBGA and 209-ball BGA Packages) added 'Pb-free BG packages availability' comment below the Ordering Information).



Document History Page (continued)

	t Title: CY7C t Number: 3		bit (2 M × 3	66) Pipelined Sync SRAM
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*D	323080	See ECN	PCI	Updated Selection Guide (Unshaded 200 MHz and 167 MHz frequency relate information). Updated Pin Configurations (Modified Address expansion pins/balls in the pinouts for all packages as per JEDEC standard). Updated Pin Definitions. Added Truth Table for Read/Write (Corresponding to CY7C1486V33). Added Note "BWx represents any byte write signal BW[07]. To enable any byte write BWx, a Logic LOW signal should be applied at clock rise. Any number of by writes can be enabled at the same time for any given write." and referred the same note in that table). Updated Operating Range (Added Industrial Operating Range). Updated Electrical Characteristics (Unshaded 200 MHz and 167 MHz frequency related information, Updated test conditions for Vol., Voh parameters). Updated Switching Characteristics (Unshaded 200 MHz and 167 MHz frequency related information). Updated Ordering Information (Updated part numbers, removed 'Pb-free B packages availability' comment below the Ordering Information).
*E	416193	See ECN	NXR	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Updated Note 9 (Changed test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE", changed minimu value of I_X parameter (corresponding to Input current of MODE (Input = V_{SS} from $-5~\mu$ A to $-30~\mu$ A, changed maximum value of I_X parameter (corresponding to Input current of MODE (Input = V_{DD})) from 30 μ A to 5 μ A respectively, changed minimum value of I_X parameter (corresponding to Input current of Z (Input = V_{SS})) from $-30~\mu$ A to $-5~\mu$ A, changed maximum value of I_X parameter (corresponding to Input current of ZZ (Input = V_{DD})) from 5 μ A to 30 μ A respectively). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table).
*F	470723	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltag on V_{DDQ} Relative to GND). Updated TAP AC Switching Characteristics (Changed minimum value of t_{TDOV} and t_{TL} parameters from 25 ns to 20 ns, changed maximum value of t_{TDOV} parameter from 5 ns to 10 ns). Updated Ordering Information (Updated part numbers).
*G	486690	See ECN	VKN	Updated Pin Configurations (Corrected the typo in the figure 209-ball FBG pinout (Corrected the ball name H9 to V_{SS} from V_{SSQ})).
*H	1026720	See ECN	VKN	Updated Pin Definitions (Added Note 1 and referred the same note in V _{SS0} pin).
*	2898501	03/24/2010	NJY	Updated Ordering Information (Removed inactive parts from Ordering Information table) Updated Package Diagrams.
*J	3067398	10/20/10	NJY	Updated Ordering Information (The part CY7C1480V33-250AXC found to in "EOL Prune" state in Oracle PLM is removed from the ordering informatic table) and added Ordering Code Definitions.
*K	3257192	05/14/2011	NJY	Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.



Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*L	3596931	04/23/2012	NJY	Updated Features (Removed 250 MHz frequency related information, remove
-	0000001	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1101	CY7C1482V33, CY7C1486V33 related information, removed 165-ball FBG
				pakcage, 209-ball FBGA package related information).
				Updated Functional Description (Removed CY7C1482V33, CY7C1486V33
				related information, removed the Note "For best practices recommendation
				please refer to the Cypress application note AN1064, SRAM System
				Guidelines." and its reference).
				Updated Selection Guide (Removed 250 MHz frequency related information
				Removed Logic Block Diagram – CY7C1482V33.
				Removed Logic Block Diagram – CY7C1462V33.
				Updated Pin Configurations (Removed CY7C1486V33, CY7C1486V33 relations)
				information, removed 165-ball FBGA pakcage, 209-ball FBGA package rela
				Information).
				Updated Functional Overview (Removed CY7C1482V33, CY7C1486V33
				related information).
				Updated Truth Table (Removed CY7C1482V33, CY7C1486V33 related
				information).
				Removed Truth Table for Read/Write (Corresponding to CY7C1482V33,
				CY7C1486V33).
				Removed IEEE 1149.1 Serial Boundary Scan (JTAG).
				Removed TAP Controller State Diagram.
				Removed TAP Controller Block Diagram.
				Removed TAP Timing.
				Removed TAP AC Switching Characteristics.
				Removed 3.3 V TAP AC Test Conditions.
				Removed 3.3 V TAP AC Output Load Equivalent.
				Removed 2.5 V TAP AC Test Conditions.
				Removed 2.5 V TAP AC Output Load Equivalent.
				Removed TAP DC Electrical Characteristics and Operating Conditions.
				Removed Identification Register Definitions.
				Removed Scan Register Sizes.
				Removed Identification Codes.
				Removed Boundary Scan Exit Order (Corresponding to CY7C1480V33,
				CY7C1482V33, CY7C1486V33).
				Updated Operating Range (Removed Industrial Temperature Range).
			Updated Electrical Characteristics (Removed 250 MHz frequency related	
				information).
				Updated Capacitance (Removed 165-ball FBGA pakcage, 209-ball FBGA
				package related information).
				Updated Thermal Resistance (Removed 165-ball FBGA pakcage, 209-bal
				FBGA package related information).
				Updated Switching Characteristics (Removed 250 MHz frequency related
				information).
				Updated Package Diagrams (Removed 165-ball FBGA pakcage (spec
				51-85165), 209-ball FBGA package (spec 51-85167) related information).
		i l		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/interface

cypress.com/go/wireless

Products

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc cypress.com/go/touch

USB Controllers cypress.com/go/USB

cypress.com/go/automotive PSoC Solutions
cypress.com/go/clocks psoc.cypress.com/solut

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.