

## Features

- Pin- and function-compatible with CY7C1020CV33
- Temperature Ranges
  - Commercial: 0 °C to 70 °C
  - Industrial: -40 °C to 85 °C
  - Automotive: -40 °C to 125 °C
- High speed
  - $t_{AA} = 10$  ns
- CMOS for optimum speed/power
- Low active power
  - 325 mW (max)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in Pb-free and non Pb-free 44-pin TSOP II package

## Functional Description

The CY7C1020CV33 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{CE}$  LOW, and WE LOW).

The CY7C1020CV33 is available in standard 44-pin TSOP Type II package.

## Logic Block Diagram




## Contents

<b>Selection Guide</b> .....	<b>3</b>	Write Cycle No. 2 ( $\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled) .....	<b>8</b>
<b>Pin Configuration</b> .....	<b>3</b>	Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) .....	<b>9</b>
<b>Pin Definitions</b> .....	<b>4</b>	<b>Truth Table</b> .....	<b>9</b>
<b>Maximum Ratings</b> .....	<b>5</b>	<b>Ordering Information</b> .....	<b>10</b>
<b>Operating Range</b> .....	<b>5</b>	Ordering Code Definitions .....	10
<b>Electrical Characteristics</b> .....	<b>5</b>	<b>Package Diagrams</b> .....	<b>10</b>
<b>Capacitance</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>11</b>
<b>Thermal Resistance</b> .....	<b>5</b>	<b>Document Conventions</b> .....	<b>11</b>
<b>AC Test Loads and Waveforms</b> .....	<b>6</b>	Units of Measure .....	11
<b>Switching Characteristics</b> .....	<b>6</b>	<b>Document History Page</b> .....	<b>12</b>
<b>Switching Waveforms</b> .....	<b>7</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>13</b>
Read Cycle No. 1 .....	7	Worldwide Sales and Design Support .....	13
Read Cycle No. 2 ( $\overline{\text{OE}}$ Controlled) .....	7	Products .....	13
Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled) .....	8	PSoC Solutions .....	13

**Selection Guide**

		-10	-12	-15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Commercial/Industrial	90	85	80	mA
	Automotive	–	–	85	mA
Maximum CMOS Standby Current	Commercial/Industrial	5	5	5	mA
	Automotive	–	–	10	mA

**Pin Configuration <sup>[1]</sup>**



**Note**

1. NC pins are not connected on the die.

## Pin Definitions

Pin Name	TSOP - Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>	5, 4, 3, 2, 18, 44, 43, 42, 27, 26, 25, 24, 21, 20, 19	Input	<b>Address Inputs used to select one of the address locations.</b>
I/O <sub>1</sub> -I/O <sub>16</sub>	7-10, 13-16, 29-32, 35-38	Input/Output	<b>Bidirectional Data I/O lines.</b> Used as input or output lines depending on operation.
NC	1, 22, 23, 28	No Connect	<b>No Connects.</b> Not connected to the die.
$\overline{\text{WE}}$	17	Input/Control	<b>Write Enable Input, active LOW.</b> When selected LOW, a Write is conducted. When deselected HIGH, a Read is conducted.
$\overline{\text{CE}}$	6	Input/Control	<b>Chip Enable Input, active LOW.</b> When LOW, selects the chip. When HIGH, deselected the chip.
$\overline{\text{BHE}}$ , $\overline{\text{BLE}}$	40, 39	Input/Control	<b>Byte Write Select Inputs, active LOW.</b> $\overline{\text{BHE}}$ controls I/O <sub>16</sub> -I/O <sub>9</sub> , $\overline{\text{BLE}}$ controls I/O <sub>8</sub> -I/O <sub>1</sub> .
$\overline{\text{OE}}$	41	Input/Control	<b>Output Enable, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins.
V <sub>SS</sub>	12, 34	Ground	<b>Ground for the device.</b> Should be connected to ground of the system.
V <sub>CC</sub>	11, 33	Power Supply	<b>Power Supply inputs to the device.</b>

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Ambient temperature with power applied ..... -55 °C to +125 °C

Supply voltage on  $V_{CC}$  to relative GND<sup>[2]</sup> ..... -0.5 V to +4.6 V

DC voltage applied to outputs in high Z State<sup>[2]</sup> ..... -0.5 V to  $V_{CC} + 0.5$  V

DC input voltage<sup>[2]</sup> ..... -0.5 V to  $V_{CC} + 0.5$  V

Current into outputs (LOW) ..... 20 mA

Static discharge voltage ..... > 2001 V (per MIL-STD-883, method 3015)

Latch-up current ..... > 200 mA

## Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	0 °C to +70 °C	3.3 V ± 10%
Industrial	-40 °C to +85 °C	3.3 V ± 10%
Automotive	-40 °C to +125 °C	3.3 V ± 10%

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-10		-12		-15		Unit	
			Min	Max	Min	Max	Min	Max		
$V_{OH}$	Output HIGH voltage	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.4	-	2.4	-	2.4	-	V	
$V_{OL}$	Output LOW voltage	$V_{CC} = \text{Min}, I_{OL} = 8.0 \text{ mA}$	-	0.4	-	0.4	-	0.4	V	
$V_{IH}$	Input HIGH voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V	
$V_{IL}$	Input LOW voltage <sup>[2]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
$I_{IX}$	Input leakage current	$GND \leq V_I \leq V_{CC}$	Commercial/Industrial	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
			Automotive	-	-	-	-	-20	+20	$\mu\text{A}$
$I_{OZ}$	Output leakage current	$GND \leq V_I \leq V_{CC}$ , Output Disabled	Commercial/Industrial	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
			Automotive	-	-	-	-	-20	+20	$\mu\text{A}$
$I_{CC}$	$V_{CC}$ operating supply current	$V_{CC} = \text{Max}, I_{OUT} = 0 \text{ mA}, f = f_{MAX} = 1/t_{RC}$	Commercial/Industrial	-	90	-	85	-	80	mA
			Automotive	-	-	-	-	-	85	mA
$I_{SB1}$	Automatic CE power-down current —TTL Inputs	Max $V_{CC}$ , CE $\geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$	Commercial/Industrial	-	15	-	15	-	15	mA
			Automotive	-	-	-	-	-	20	mA
$I_{SB2}$	Automatic CE power-down current —CMOS inputs	Max $V_{CC}$ , CE $\geq V_{CC} - 0.3 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.3 \text{ V}$ , or $V_{IN} \leq 0.3 \text{ V}, f = 0$	Commercial/Industrial	-	5	-	5	-	5	mA
			Automotive	-	-	-	-	-	10	mA

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max	Unit
$C_{IN}$	Input capacitance	$T_A = 25 \text{ }^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$	8	pF
$C_{OUT}$	Output capacitance		8	pF


## Thermal Resistance<sup>[3]</sup>

Parameter	Description	Test Conditions	44-pin TSOP-II	Unit
$\Theta_{JA}$	Thermal resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	76.92	$^\circ\text{C/W}$
$\Theta_{JC}$	Thermal resistance (Junction to Case)		15.86	$^\circ\text{C/W}$

### Notes

- $V_{IL}(\text{min}) = -2.0 \text{ V}$  and  $V_{IH}(\text{max}) = V_{CC} + 0.5 \text{ V}$  for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms<sup>[4]</sup>



## Switching Characteristics

Over the Operating Range<sup>[4]</sup>


Parameter	Description	-10		-12		-15		Unit
		Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>								
$t_{RC}$	Read cycle time	10	–	12	–	15	–	ns
$t_{AA}$	Address to data valid	–	10	–	12	–	15	ns
$t_{OHA}$	Data hold from address change	3	–	3	–	3	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to data valid	–	10	–	12	–	15	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid	–	5	–	6	–	7	ns
$t_{LZOE}$	$\overline{OE}$ LOW to low Z <sup>[5]</sup>	0	–	0	–	0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to high Z <sup>[5, 6]</sup>	–	5	–	6	–	7	ns
$t_{LZCE}$	$\overline{CE}$ LOW to low Z <sup>[5]</sup>	3	–	3	–	3	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to high Z <sup>[5, 6]</sup>	–	5	–	6	–	7	ns
$t_{PU}^{[7]}$	$\overline{CE}$ LOW to power-up	0	–	0	–	0	–	ns
$t_{PD}^{[7]}$	$\overline{CE}$ HIGH to power-down	–	10	–	12	–	15	ns
$t_{DBE}$	Byte enable to data valid	–	5	–	6	–	7	ns
$t_{LZBE}$	Byte enable to low Z	0	–	0	–	0	–	ns
$t_{HZBE}$	Byte disable to high Z	–	5	–	6	–	7	ns
<b>Write Cycle<sup>[8]</sup></b>								
$t_{WC}$	Write cycle time	10	–	12	–	15	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end	8	–	9	–	10	–	ns
$t_{AW}$	Address set-up to write end	7	–	8	–	10	–	ns
$t_{HA}$	Address hold from write end	0	–	0	–	0	–	ns
$t_{SA}$	Address set-up to write start	0	–	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	7	–	8	–	10	–	ns
$t_{SD}$	Data set-up to write end	5	–	6	–	8	–	ns
$t_{HD}$	Data hold from write end	0	–	0	–	0	–	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to low Z <sup>[5]</sup>	3	–	3	–	3	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to high Z <sup>[5, 6]</sup>	–	5	–	6	–	7	ns
$t_{BW}$	Byte enable to end of write	7	–	8	–	9	–	ns

### Notes


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{HZBE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- This parameter is guaranteed by design and is not tested.
- The internal Write time of the memory is defined by the overlap of  $\overline{CE}$  LOW,  $\overline{WE}$  LOW and  $\overline{BHE}/\overline{BLE}$  LOW.  $\overline{CE}$ ,  $\overline{WE}$  and  $\overline{BHE}/\overline{BLE}$  must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

## Switching Waveforms

### Read Cycle No. 1<sup>[9, 10]</sup>



### Read Cycle No. 2 ( $\overline{\text{OE}}$ Controlled)<sup>[10, 11]</sup>




#### Notes


9. Device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}}$ ,  $\overline{\text{BHE}}$  and/or  $\overline{\text{BHE}} = V_{\text{IL}}$ .
10.  $\overline{\text{WE}}$  is HIGH for Read cycle.
11. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

**Switching Waveforms** (continued)

**Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)**<sup>[12, 13]</sup>



**Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)**




**Notes**

- 12. Data I/O is high impedance if  $\overline{\text{OE}}$  or  $\overline{\text{BHE}}$  and/or  $\overline{\text{BLE}} = V_{IH}$ .
- 13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

**Switching Waveforms** (continued)

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)**



**Truth Table**


CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
H	X	X	X	X	High Z	High Z	Power-down	Standby ( $I_{SB}$ )
L	L	H	L	L	Data out	Data out	Read—All bits	Active ( $I_{CC}$ )
			L	H	Data out	High Z	Read—Lower bits only	Active ( $I_{CC}$ )
			H	L	High Z	Data out	Read—Upper bits only	Active ( $I_{CC}$ )
L	X	L	L	L	Data in	Data in	Write—All bits	Active ( $I_{CC}$ )
			L	H	Data in	High Z	Write—Lower bits only	Active ( $I_{CC}$ )
			H	L	High Z	Data in	Write—Upper bits only	Active ( $I_{CC}$ )
L	H	H	X	X	High Z	High Z	Selected, outputs disabled	Active ( $I_{CC}$ )
L	X	X	H	H	High Z	High Z	Selected, outputs disabled	Active ( $I_{CC}$ )

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C1020CV33-15ZSX E	51-85087	44-pin TSOP Type II (Pb-free)	Automotive
	CY7C1020CV33-15ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	Automotive


Ordering Code Definitions

CY7C 1020 C V33 - 15 ZSX E X



Package Diagrams

Figure 1. 44-pin TSOP II, 51-85087



**Acronyms**

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small-outline package
TTL	transistor-transistor logic
WE	write enable

**Document Conventions**

**Units of Measure**

Symbol	Unit of Measure
ns	nano seconds
V	Volts
μA	micro Amperes
mA	milli Amperes
mW	milli Watts
MHz	Mega Hertz
pF	pico Farad
°C	degree Celcius
W	Watts
%	percent

Document History Page

Document Title: CY7C1020CV33 512 K (32 K × 16) Static RAM				
Document Number: 38-05133				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109428	12/16/01	HGK	New Data Sheet
*A	115045	05/30/02	HGK	I <sub>CC</sub> and I <sub>SB1</sub> data modified
*B	117615	08/14/02	DFP	Pin 1= NC Pin 18 = A4; remove SOJ package option; remove 8ns option.
*C	262949	See ECN	RKF	Added Automotive Specs to Data sheet
*D	334398	See ECN	SYT	Added Lead-Free Product Information
*E	493543	See ECN	NXR	Added note #1 on page #1 Changed the description of I <sub>Ix</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated Ordering Information Table
*F	2897691	03/23/2010	RAME	Updated Ordering Information Updated Package Diagram
*G	3057593	10/13/2010	PRAS	Updated <a href="#">Ordering Information</a> and added <a href="#">Ordering Code Definitions</a> .
*H	3100106	12/02/2010	PRAS	Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> . Minor edits and updated in new template.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a> <a href="#">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">Optical &amp; Image Sensing</a>	<a href="#">cypress.com/go/image</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](#)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.