



- Quartz SAW Stabilized and Filtered "Diff Sine" Technology
- Fundamental-Mode Oscillation at 669.327 MHz
- Voltage Tunable for Phase Lock Loop Operations
- Optical Timing Reference for Forward Error Correction Applications
- Complies with Directive 2002/95/EC (RoHS)




The output of this device is generated and filtered by narrow-band quartz SAW elements at 669.327 MHz. The configuration of this clock provides a pure signal for optical timing applications in noisy signal environments. The Q/Q differential output swing of ± 1 volt about 0 Vdc has symmetry better than $\pm 1\%$ into loads from 40 to 70 ohms, determined by customer application. The long term frequency accuracy is set by an external reference source allowing this device to complete a Phase Lock Loop design without the usual noise and jitter problems associated with PLL's.

Absolute Maximum Ratings

Rating	Value	Units
DC Supply Voltage	0 to 5.5	Vdc
Tuning Voltage	0 to 5.5	Vdc
Case Temperature	-55 to 100	°C

OP4008B

**669.327 MHz
Optical
Timing Clock**



SMC-08

Electrical Characteristics

Characteristic	Sym	Notes	Minimum	Typical	Maximum	Units
Operating Frequency	f _O	Absolute Frequency	1, 9	669.327		MHz
		Tuning Range	2	± 100		ppm
		Tuning Voltage	1	0	+3	V
		Tuning Linearity	1, 8	± 3	± 5	%
		Tuning Sensitivity	df/dv	2, 10	140	ppm/V
		Modulation Bandwidth		125	265	kHz
Q and Q Output	V _O	Voltage into 50 Ω (VSWR<1.2)	1, 3	0.60	1.1	V _{P-P}
		Operating Load VSWR	1, 3		2:1	
		Symmetry	3, 4, 5	49	51	%
		Harmonic Spurious	3, 4, 6		-30	dBc
		Nonharmonic Spurious	3, 4, 6, 7		-60	dBc
Phase Noise		@ 100 Hz offset		-75		dBc/Hz
		@ 1 kHz offset		-105		dBc/Hz
		@ 10 kHz offset		-125		dBc/Hz
		Noise Floor		-155		dBc/Hz
Q and Q Jitter		RMS Jitter	3, 4, 6, 7	2		pSp-p
		No Noise on V _{CC}	3, 4, 6, 7	12		pSp-p
		with 200 mV _{P-P} noise added from 1 MHz to 1/2 f _O	3	12		pSp-p
Output DC Resistance (between Q & Q)			1, 3	50		K Ω
DC Power Supply	V _{CC}	Operating Voltage	1, 3	3.13	3.3, 5.0	Vdc
		Operating Current	1, 3		70	mA
Operating Case Temperature	T _C	1, 3	-40		+85	°C
Lid Symbolization (YY=Year, WW=Week)	RFM OP4008B YYWW					




CAUTION: Electrostatic Sensitive Device. Observe precautions for handling.

COCOM CAUTION: Approval by the U.S. Department of Commerce is required prior to export of this device.

Notes:


1. Unless otherwise noted, all specifications include any combination of load VSWR, V_{cc}, and temperature, with Q and Q terminated into 50 ohm loads to ground (see typical test circuit).
2. Useful tuning range is in excess of what is required over temp, aging, pushing, pulling & accuracy.
3. The design, manufacturing process, and specifications of this device are subject to change without notice.
4. Only under the nominal conditions of 50 Ω load impedance with VSWR ≤ 1.2 and nominal power supply voltage.
5. Symmetry is defined as the pulse width (in percent of total period) measured at the 50% points of Q or Q (see timing definitions).
6. Jitter and other spurious outputs induced by externally generated electrical noise on V_{CC} or mechanical vibration are not included in this specification, except where noted. External voltage regulation and careful PCB layout are recommended for optimum performance.
7. Applies to period jitter of Q and Q. Measurements are made with the Tektronix CSA803 signal analyzer with at least 1000 samples.
8. Linearity is a function of the percentage variation from a permitted linear deviation versus the amount of frequency tune range (see linearity definition).
9. One or more of the following United States patents apply: 4,616,197; 4,670,681; 4,760,352.
10. Over the range of 669.327 MHz ± 25 ppm and the conditions of Note 1.

BLOCK DIAGRAM




OP4008B Tuning

The OP4008B will tune from 0 to 5 volts as shown in the adjacent plot. For normal use in a PLL, the tuning voltage will not change much from the nominal operating point. The operating point is determined by: (1) the temperature of the OP4008B case, (2) the reference frequency from the PLL, and (3) the internal characteristics of the key components used in the OP4008B part. Although the nominal operating point may be different from part to part by up to 1 volt, the locked operation of the part in a PLL will not tune more than 0.5 volts, allowing good linearity over the operating range.



Typical PLL



RFM's OPB-series Voltage Controlled SAW Clocks are designed for use in Phase Lock Loops (PLL's) for optical timing applications. PLL operating parameters such as loop bandwidth are typically determined by optical timing requirements, and noise reduction demands in a given system. The phase noise in the OP4008B Clock is good enough to allow the loop bandwidth to be set at 100 Hz or less. Optical timing systems containing multiple or cascaded timing loops have additional considerations that apply. For example, jitter peaking is often determined by VCO linearity.

Load Recommendations for the OP4008B

The Q and \bar{Q} outputs of RFM's OPB-series of SAW clocks are AC-coupled internally. This allows customers to set the DC level of the outputs with a simple resistor pair on each output to drive most any application.

$$V_{DC} = V_{LOAD} * R1 / (R1 + R2)$$

and

$$50 = R1 * R2 / (R1 + R2)$$


The values of the resistors R2 and R1 are given directly as:

$$R2 = 50 * V_{LOAD} / V_{DC}$$

$$R1 = 1 / (0.02 - (1/R2))$$

V_{dc} is the DC level desired on the outputs.

V_{load} is the DC supply on the load resistors (typically 3.3 V).



The equations describe the voltage divider created by **R1** & **R2** and the equivalent load impedance set by the parallel combination of **R1** & **R2**.


A given load type will have specifications that set **V_{dc}**. Choose an available **V_{load}** that is 2x to 3x larger than the desired **V_{dc}**. This will allow **R1** to be expressed in terms of **R2**.

The following table has some typical values for **V_{dc}** & **V_{load}** for various ECL loads along with **R1** & **R2** values that are standard.


Load Type	V _{dc}	R1	R2	V _{load}
10K 3.3 V PECL	1.95	120	91	3.3 V
100K 3.3 V PECL	1.88	120	91	3.3 V
10K 5 V PECL	3.65	180	68	5.0 V
100k 5 V PECL	3.58	180	68	5.0 V
10K -5 V NECL	-1.30	240	62	-5.0 V
100K -5 V NECL	-1.42	240	62	-5.0 V

Note that the OPB parts will drive negative ECL loads by applying negative voltage to the **V_{load}** points in the circuit.


Single Sideband Phase Noise




Jitter



Jitter with 200 mV
of power supply noise




Symmetry




SMC-8 8-Terminal Surface Mount Case

ELECTRICAL CONNECTIONS



TOP VIEW



Terminal Number	Connection
1	V _{CC}
2	Ground
3	Ground
4	Q Output
5	\overline{Q} Output
6	Ground
7	
8	TUNE Input
LID	Ground




Dimension	mm		Inches	
	MIN	MAX	MIN	MAX
A	13.46	13.97	0.530	0.550
B	9.14	9.66	0.360	0.380
C	1.93 Nominal		0.076 Nominal	
D	3.56 Nominal		0.141 Nominal	
E	2.24 Nominal		0.088 Nominal	
F	1.27 Nominal		0.050 Nominal	
G	2.54 Nominal		0.100 Nominal	
H	3.05 Nominal		0.120 Nominal	
J	1.93 Nominal		0.076 Nominal	
K	5.54 Nominal		0.218 Nominal	
L	4.32 Nominal		0.170 Nominal	
M	4.83 Nominal		0.190 Nominal	
N	0.50 Nominal		0.020 Nominal	

Typical Printed Circuit Board Land Pattern


A typical land pattern for a circuit board is shown below. Grounding of the metallic center pad is optional.





SMC-08 Case

Reel Size			Quantity Per Reel	
"B" Nominal	"C" Nominal		Min	Max
13 Inch	330 mm	100 mm	200	1000



Orientation in Tape Carrier as Shipped

Dimensions

Carrier Tape Dimensions		Cover Tape Size
Ao	.383 ± .004 (9.7 mm)	21.3 mm
Bo	.554 ± .004 (14.1 mm)	
Ko	.130 ± .004 (3.3 mm)	
P	12 mm	
W	24 mm	
Tape Length	60 m	
Pockets/m	83	

