

3.3V LVPECL 1:4 Clock Fanout Buffer AK8181A

Features


- Four differential 3.3V LVPECL outputs
- Selectable two LVTTL/LVCMOS inputs
- Clock output frequency up to 266MHz
- Output skew : 30ps maximum
- Part-to-part skew : 200ps maximum
- Propagation delay: 1.4ns maximum
- Additive phase jitter(RMS) : < 0.06ps(typical)</p>
- Operating Temperature Range: -40 to +85°C
- Package: 20-pin TSSOP (Pb free)
- Pin compatible with ICS8535I-01

Description

The AK8181A is a member of AKM's LVPECL clock fanout buffer family designed for telecom, networking and computer applications, requiring a range of clocks with high performance and low skew. The AK8181A distributes 4 buffered clocks.


AK8181A are derived from AKM's long-termexperienced clock device technology, and enable clock output to perform low skew. The AK8181A is available in a 20-pin TSSOP package.

Block Diagram





Pin Descriptions



Package: 20-Pin TSSOP (Top View)

Pin No.	Pin Name	Pin Type	Pullup down	Description	
1	VSS	PWR		Negative supply	
				Synchronizing clock output enable (LVCMOS/LVTTL)	
2	CLK_EN	IN	PU	H: clock outputs follow clock input.	
				L: Q outputs are forced low, Qn outputs are forced high.	
3	CLK_SEL	IN	PD	CLK Select Input (LVCMOS/LVTTL)	
J	OLIN_OLL	114	10	H: selects CLK1 input L: selects CLK0 input	
4	CLK0	IN	PD	LVCMOS/LVTTL Clock Input	
5	NC			No connect	
6	CLK1	IN	PD	LVCMOS/LVTTL Clock Input	
7	NC			No connect	
8,	TEST			Factory use. Internally pulled down. Leave open or tied to VSS.	
9	NC			No connect	
10	VDD	PWR		Power supply	
11, 12	Q3n, Q3	OUT		Differential clock output pair (LVPECL)	
13	VDD	PWR		Power supply	
14, 15	Q2n, Q2	OUT		Differential clock output (LVPECL)	
16, 17	Q1n, Q1	OUT		Differential clock output (LVPECL)	
18	VDD	PWR		Power supply	
19, 20	Q0n, Q0	OUT		Differential clock output (LVPECL)	

Ordering Information

Part Number	Marking	Shipping Packaging	Package	Temperature Range	
AK8181A	AK8181A	Tape and Reel	20-pin TSSOP	-40 to 85 ℃	



Absolute Maximum Rating

Over operating free-air temperature range unless otherwise noted (1)

Items	Symbol	Ratings	Unit
Supply voltage ⁽²⁾	VDD	-0.3 to 4.6	V
Input voltage ⁽²⁾	Vin	-0.3 to VDD+0.3	V
Input current (any pins except supplies)	I _{IN}	± 10	mA
Storage temperature	Tstg	-55 to 130	°C

Note

(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

(2) VSS=0V

ESD Sensitive Device

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions.

Recommended Operation Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating temperature	Та		-40		85	°C
Supply voltage (1)	VDD	VDD±5%	3.135	3.3	3.465	٧

⁽¹⁾ Power of 3.3V requires to be supplied from a single source. A decoupling capacitor of $0.1\mu F$ for power supply line should be located close to each VDD pin.

Pin Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Capacitance	C _{IN}			4		pF
Input Pullup Resistor	R _{PU}			51		kΩ
Input Pulldown Resistor	R _{PD}			51		kΩ

MS1342-E-00 Nov-2011



DC Characteristics

All specifications at VDD= $3.3V\pm5\%$, Ta: -40 to +85°C, unless otherwise noted

	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input	CLK0, CLK1	V _{IH}		2.0		VDD+0.3	V
High Voltage	CLK_EN, CLK_SEL	VIH		2.0		VDD+0.3	
Input	CLK0, CLK1			-0.3		1.3	V
Low Voltage	CLK_EN, CLK_SEL	V_{IL}		-0.3		0.8	
Input	CLK0, CLK1, CLK_SEL		Vin=VDD			150	μΑ
High Current	CLK_EN	I _H	Vin=VDD			5	μΑ
Input	CLK0, CLK1, CLK_SEL		Vin=VSS	-5			μΑ
Low Current	CLK_EN	ΙL	Vin=VSS	-150			μΑ
Output High V	Output High Voltage ⁽¹⁾			VDD-1.4		VDD-0.9	٧
Output Low Voltage ⁽¹⁾		V _{OL}		VDD-2.0		VDD-1.7	٧
Peak-to-Peak Output Voltage Swing ⁽¹⁾		V_{SWING}		0.6		1.0	٧
Supply Currer	nt	I _{DD}			35	50	mA

^{(1) .}Outputs terminated with 50Ω to VDD-2V.


AC Characteristics

All specifications at VDD= 3.3V±5%, Ta: -40 to +85°C, unless otherwise noted

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Output Frequency	f _{OUT}				266	MHz
Propagation Delay ⁽¹⁾	t _{PD}		0.6		1.4	ns
Output Skew ⁽²⁾⁽³⁾	t _{sk(O)}				30	ps
Part-to-Part Skew ⁽³⁾⁽⁴⁾	t _{skPP}				200	ps
Buffer Additive Jitter, RMS	t _{jit}	12kHz to 20MHz		0.06		ps
Output Rise/Fall Time	t _r , t _f	20% to 80%	200		600	ps
Output Duty Cycle	DC _{OUT}		48	50	52	%

- (1) Measured from the VDD/2 of the input to the differential output crossing point.
- (2) Defined as skew between outputs at the same supply voltage and with equal load conditions.
- (3) This parameter is defined in accordance with JEDEC Standard 65.
- (4) Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.








Figure 1 3.3V Output Load Test Circuit

Figure 2 Part-to-Part Skew




Figure 3 Output Skew




Figure 4 Output Rise/Fall Time




Figure 5 Propagation Delay




Figure 6 Output Duty/ Pulse Width/ Period

MS1342-E-00 Nov-2011



Function Table

The following table shows the inputs/outputs clock state configured through the control pins.

Table 1: Control Input Function Table

	Inputs		Out	puts
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	Q0n:Q3n
0	0	CLK0	Disabled: Low	Disabled: High
0	1	CLK1	Disabled: Low	Disabled: High
1	0	CLK0	Enabled	Enabled
1	1	CLK1	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 7. In the active mode, the state of the outputs is a function of the CLK0 and CLK1 as described in Table 2.




Figure 7 CLK_EN Timing Diagram


Table 2 Clock Input Function Table

Inputs	Outputs				
CLK0 or CLK1	Q0 : Q3	Q0n : Q3n			
0	Low	High			
1	High	Low			




Package Information


• Mechanical data: 20pin TSSOP



• Marking



• RoHS Compliance



All integrated circuits form Asahi Kasei Microdevices Corporation (AKM) assembled in "lead-free" packages* are fully compliant with RoHS.

(*) RoHS compliant products from AKM are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes.



IMPORTANT NOTICE

• These products and their specifications are subject to change without notice.

When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.

• Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.

Any export of these products, or devices or systems containing them, may require an export license or other official
approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
or strategic materials.

AKM products are neither intended nor authorized for use as critical components_{Note1)} in any safety, life support, or
other hazard related device or system_{Note2)}, and AKM assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.

Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

• It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.