


**Vishay Siliconix** 

### Power MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	- 200				
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = - 10 V	3.0			
Q <sub>g</sub> (Max.) (nC)	8.9				
Q <sub>gs</sub> (nC)	2.1				
Q <sub>gd</sub> (nC)	3.9				
Configuration	Sing	le			



P-Channel MOSFET

#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR9210, SiHFR9210)
- Straight Lead (IRFU9210, SiHFU9210)
- Available in Tape and Reel
- P-Channel
- Fast Switching
- Compliant to RoHS Directive 2002/95/EC

#### DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU, SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)			
Lead (Pb)-free and Halogen-free	SiHFR9210-GE3	SiHFR9210TR-GE3	-	SiHFU9210-GE3			
Lead (Pb)-free	IRFR9210PbF	IRFR9210TRPbF <sup>a</sup>	-	IRFU9210PbF			
	SiHFR9210-E3	SiHFR9210T-E3 <sup>a</sup>	-	SiHFU9210-E3			
SnPb	IRFR9210	IRFR9210TR <sup>a</sup>	IRFR9210TRL <sup>a</sup>	IRFU9210			
Shib	SiHFR9210	SiHFR9210T <sup>a</sup>	SiHFR9210TL <sup>a</sup>	SiHFU9210			

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	- 200	- V
Gate-Source Voltage			V <sub>GS</sub>	± 20	v
Continuous Drain Current	I <sub>D</sub>	- 1.9			
Continuous Drain Current	I <sub>D</sub>	- 1.2	А		
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	- 7.6			
Linear Derating Factor	_	0.20	W/°C		
Linear Derating Factor (PCB Mount) <sup>e</sup>		0.020	W/ C		
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	300	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	- 1.9	А
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	2.5	mJ	
Maximum Power Dissipation	р	25	w		
Maximum Power Dissipation (PCB Mount) <sup>e</sup>	P <sub>D</sub>	2.5	7 **		
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	- 5.0	V/ns		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)					

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. V<sub>DD</sub> = - 50 V, starting T<sub>J</sub> = 25 °C, L = 124 mH, R<sub>g</sub> = 25  $\Omega$ , I<sub>AS</sub> = - 1.9 A (see fig. 12). c. I<sub>SD</sub>  $\leq$  - 1.9 A, dI/dt  $\leq$  70 A/µs, V<sub>DD</sub>  $\leq$  V<sub>DS</sub>, T<sub>J</sub>  $\leq$  150 °C. d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

\* Pb containing terminations are not RoHS compliant, exemptions may apply

RoHS

COMPLIANT

HALOGEN

FREE

## Vishay Siliconix



THERMAL RESISTANCE RATINGS								
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	110				
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	50	°C/W			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	5.0				

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		·					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	0 V, I <sub>D</sub> = - 250 μA	- 200	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I <sub>D</sub> = - 1 mA	-	- 0.23	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 20 V	_	-	± 100	nA
Zaus Osta Malta es Dusia Ormant		V <sub>DS</sub> =	- 200 V, $V_{GS} = 0 V$	-	-	- 100	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = - 160	V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	- 500	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 1.1 A <sup>b</sup>	_	-	3.0	Ω
Forward Transconductance	<b>g</b> <sub>fs</sub>	V <sub>DS</sub> =	- 50 V, I <sub>D</sub> = - 1.1 A	0.98	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$ ,	-	170	-	
Output Capacitance	C <sub>oss</sub>		$V_{DS} = -25 V,$	-	54	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1	.0 MHz, see fig. 5	-	16	-	
Total Gate Charge	Qg			-	-	8.9	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = - 10 V	$I_D = -1.3 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 6 and $13^{\text{b}}$	-	-	2.1	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	-	3.9	
Turn-On Delay Time	t <sub>d(on)</sub>		·	-	8.0	-	
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 100 V, I <sub>D</sub> = - 2.3 A, R <sub>g</sub> = 24 Ω, R <sub>D</sub> = 41 Ω, see fig. 10 <sup>b</sup>		-	12	-	ns
Turn-Off Delay Time	t <sub>d(off)</sub>			-	11	-	
Fall Time	t <sub>f</sub>	1		-	13	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead 6 mm (0.25")	from	-	4.5	-	- nH
Internal Source Inductance	L <sub>S</sub>	package and die contact	center of	-	7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET sym showing the		-	-	- 1.9	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	integral revers p - n junction		-	-	- 7.6	
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C,	$I_{\rm S}$ = - 1.9 A, $V_{\rm GS}$ = 0 V <sup>b</sup>	-	-	- 5.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 25 °C	= - 2.3 A, dl/dt = 100 A/µs <sup>b</sup>	-	110	220	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$J = 23 \text{ C}, I_{\text{F}}$	$= -2.3 \text{ A}, \text{ u/u} = 100 \text{ A/}\mu\text{S}^{3}$	-	0.56	1.1	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic tu	Irn-on time is negligible (turn	on is dor	ninated b	y L <sub>S</sub> and	L <sub>D</sub> )

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.



**Vishay Siliconix** 

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C





Fig. 2 - Typical Output Characteristics,  $T_C$  = 150 °C






Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix








Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage








Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

### Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



**Vishay Siliconix** 




Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?91281</u>.



## **Package Information**

**Vishay Siliconix** 

#### **TO-252AA (HIGH VOLTAGE)**



	MILLI	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
E	6.40	6.73	0.252	0.265	
L	1.40	1.77	0.055	0.070	
L1	2.74	3 REF	0.108 REF		
L2	0.50	8 BSC	0.020	) BSC	
L3	0.89	1.27	0.035	0.050	
L4	0.64	1.01	0.025	0.040	
D	6.00	6.22	0.236	0.245	
Н	9.40	10.40	0.370	0.409	
b	0.64	0.88	0.025	0.035	
b2	0.77	1.14	0.030	0.045	
b3	5.21	5.46	0.205	0.215	
е	2.28	6 BSC	0.090	BSC	
А	2.20	2.38	0.087	0.094	
A1	0.00	0.13	0.000	0.005	
С	0.45	0.60	0.018	0.024	
c2	0.45	0.58	0.018	0.023	
D1	5.30	-	0.209	-	
E1	4.40	-	0.173	-	
θ	0'	10'	0'	10'	

Notes

1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.

2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.


3. The package top may be smaller than the package bottom.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.



**Vishay Siliconix** 

#### **TO-251AA (HIGH VOLTAGE)**



	MILLIN	METERS	INC	HES		MILLIN	<b>IETERS</b>	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.	M
А	2.18	2.39	0.086	0.094	D1	5.21	-	0.205	
A1	0.89	1.14	0.035	0.045	E	6.35	6.73	0.250	0.2
b	0.64	0.89	0.025	0.035	E1	4.32	-	0.170	
b1	0.65	0.79	0.026	0.031	е	2.29	BSC	2.29	BSC
b2	0.76	1.14	0.030	0.045	L	8.89	9.65	0.350	0.3
b3	0.76	1.04	0.030	0.041	L1	1.91	2.29	0.075	0.0
b4	4.95	5.46	0.195	0.215	L2	0.89	1.27	0.035	0.0
С	0.46	0.61	0.018	0.024	L3	1.14	1.52	0.045	0.0
c1	0.41	0.56	0.016	0.022	θ1	0'	15'	0'	1
c2	0.46	0.86	0.018	0.034	θ2	25'	35'	25'	3
D	5.97	6.22	0.235	0.245					


#### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.



Vishay Siliconix

#### **RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.