


Vishay Siliconix


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	600				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V 0.110				
Q _g (Max.) (nC)	330				
Q _{gs} (nC)	84				
Q _{gd} (nC)	150				
Configuration	Single				



N-Channel MOSFET

FEATURES





• Improved Gate, Avalanche and Dynamic dV/dt

- Fully Characterized Capacitance and Avalanche Voltage and Current
- Enhanced Body Diode dV/dt Capability
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Hard Switching Primary or PFC Switch
- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching
- Motor Drive

ORDERING INFORMATION			
Package	Super-247		
Lead (Pb)-free	IRFPS40N60KPbF		
	SiHFPS40N60K-E3		
SnPb	IRFPS40N60K		
JIIFU	SiHFPS40N60K		

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600	V	
Gate-Source Voltage			V_{GS}	± 30	V 	
Continuous Drain Current Vo		$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$		40		
Continuous Drain Current	V_{GS} at 10 V $T_C = 100 ^{\circ}$ C	T _C = 100 °C	ID	24	Α	
Pulsed Drain Current ^a			I _{DM}	160		
Linear Derating Factor				4.5	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	600	mJ	
Repetitive Avalanche Current ^a			I _{AR}	40	Α	
Repetitive Avalanche Energy ^a			E _{AR}	57	mJ	
Maximum Power Dissipation $T_C = 25 ^{\circ}C$			P_{D}	570	W	
Peak Diode Recovery dV/dtc			dV/dt	7.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) for 10 s				300 ^d		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 0.84 mH, R_g = 25 Ω , I_{AS} = 38 A, dV/dt = 5.5 V/ns (see fig. 12a). c. I_{SD} ≤ 38 A, dI/dt ≤ 150 A/µs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFPS40N60K, SiHFPS40N60K

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	40		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.22		

PARAMETER	SYMBOL	TES	vise noted) TEST CONDITIONS		TYP.	MAX.	UNIT
Static							<u> </u>
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0 V, I _D = 250 μA	600	-	<u> </u>	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	ce to 25 °C, I _D = 1 mA	-	0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μA	3.0	-	5.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
7 0		V _{DS} :	V _{DS} = 600 V, V _{GS} = 0 V		-	50	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 \	V, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 24 A ^b	-	0.110	0.130	Ω
Forward Transconductance	9 _{fs}	V_{DS}	$V_{DS} = 50 \text{ V}, I_D = 24 \text{ A}^b$		-	-	S
Dynamic					•	•	
Input Capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$	-	7970	-	
Output Capacitance	Coss		$V_{DS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		750	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	75	-	
Output Conscitones			V _{DS} = 1.0 V , f = 1.0 MHz	-	9440	-	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 V$	V _{DS} = 480 V , f = 1.0 MHz	-	200	-	
Effective Output Capacitance	Coss eff.	7	V _{DS} = 0 V to 480 V ^c	-	260	-	
Total Gate Charge	Qg			-	-	330	nC
Gate-Source Charge	Q _{gs}		$I_D = 38 \text{ A}, V_{DS} = 480 \text{ V},$ see fig. 6 and 13^b		-	84	
Gate-Drain Charge	Q_{gd}		oco ng. o ana ro	-	-	150	
Turn-On Delay Time	t _{d(on)}	$V_{GS} = 10 \text{ V}$		-	47	-	
Rise Time	t _r		$V_{DD} = 300 \text{ V}, I_D = 38 \text{ A},$	-	110	-	
Turn-Off Delay Time	t _{d(off)}		$R_G = 4.3 \Omega$, see fig. 10^b		97	-	ns -
Fall Time	t _f				60	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the		-	40	_
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	160	- A
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 38 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.5	V
Dady Diada Dayyara Basayara Tiya	t _{rr}	T _J = 25 °C	I _F = 38 A, dl/dt = 100 A/μs	-	630	950	no
Body Diode Reverse Recovery Time		T _J = 125 °C		-	730	1090	ns
Rady Diada Dayaraa Dagayary Charry	ody Diode Reverse Recovery Charge Q_{rr} $T_J = 25 ^{\circ}C$ $T_J = 125 ^{\circ}C$	T _J = 25 °C		-	14	20	
body blode Reverse Recovery Charge			-	17	25	μC	
Body Diode Recovery Current	I _{RRM}		T _J = 25 °C		39	58	Α
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				T P)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFPS40N60K, SiHFPS40N60K

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Threshold Voltage vs. Temperature




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91261.








TO-274AA (HIGH VOLTAGE)














Scale: 2:1

	MILLIMETERS		INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
Α	4.70	5.30	0.185	0.209	
A1	1.50	2.50	0.059	0.098	
A2	2.25	2.65	0.089	0.104	
b	1.30	1.60	0.051	0.063	
b2	1.80	2.20	0.071	0.087	
b4	3.00	3.25	0.118	0.128	
С	0.80	1.20	0.031	0.047	
D	19.80	20.80	0.780	0.819	
ECN: S-82247-Rev. A, 06-Oct-08					

DIM. MIN. MAX. MIN. MAX. D1 15.50 16.10 0.610 0.634 D2 0.70 1.30 0.028 0.051 E 15.10 16.10 0.594 0.634 E1 13.30 13.90 0.524 0.547 e 5.45 BSC 0.215 BSC		MILLIMETERS		INC	HES
D2 0.70 1.30 0.028 0.051 E 15.10 16.10 0.594 0.634 E1 13.30 13.90 0.524 0.547 e 5.45 BSC 0.215 BSC	DIM.	MIN.	MAX.	MIN.	MAX.
E 15.10 16.10 0.594 0.634 E1 13.30 13.90 0.524 0.547 e 5.45 BSC 0.215 BSC	D1	15.50	16.10	0.610	0.634
E1 13.30 13.90 0.524 0.547 e 5.45 BSC 0.215 BSC	D2	0.70	1.30	0.028	0.051
e 5.45 BSC 0.215 BSC	Е	15.10	16.10	0.594	0.634
	E1	13.30	13.90	0.524	0.547
1 13 70 14 70 0 539 0 579	е	5.45 BSC		0.215 BSC	
19.70	L	13.70	14.70	0.539	0.579
L1 1.00 1.60 0.039 0.063	L1	1.00	1.60	0.039	0.063
R 2.00 3.00 0.079 0.118	R	2.00	3.00	0.079	0.118

DWG: 5975

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outer extremes of the plastic body.
- 3. Outline conforms to JEDEC outline to TO-274AA.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.