


### **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	600	600			
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V 0.75				
Q <sub>g</sub> (Max.) (nC)	49				
Q <sub>gs</sub> (nC)	13				
Q <sub>gd</sub> (nC)	20				
Configuration	Single				



#### **FEATURES**

• Halogen-free According to IEC 61249-2-21 **Definition** 



- Low Gate Charge Q<sub>g</sub> Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Compliant to RoHS Directive 2002/95/EC

#### **APPLICATIONS**

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- High Speed Power Switching
- This Device is only for Through Hole Application

#### **APPLICABLE OFF LINE SMPS TOPOLOGIES**

- Active Clamped Forward
- Main Switch

ORDERING INFORMATION	
Package	I <sup>2</sup> PAK (TO-262)
Lead (Pb)-free and Halogen-free	SiHFSL9N60A-GE3
Lead (Pb)-free	IRFSL9N60APbF
	SiHFSL9N60A-E3

ABSOLUTE MAXIMUM RATINGS ( $T_{\rm C}$	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			$V_{DS}$	600	V
Gate-Source Voltage			$V_{GS}$	± 30	V
Continuous Drain Current	V <sub>GS</sub> at 10 V	$T_C = 25 ^{\circ}\text{C}$ $T_C = 100 ^{\circ}\text{C}$		9.2	
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	5.8	А
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	37	
Linear Derating Factor				1.3	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	290	mJ
Repetitive Avalanche Currenta			I <sub>AR</sub>	9.2	Α
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	17	mJ
ximum Power Dissipation T <sub>C</sub> = 25 °C		$P_{D}$	170	W	
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	5.0	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	00
Soldering Recommendations (Peak Temperature)	for	10 s		300 <sup>d</sup>	°C

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting  $T_J = 25$  °C, L = 6.8 mH,  $R_g = 25$   $\Omega$ ,  $I_{AS} = 9.2$  A (see fig. 12). c.  $I_{SD} \le 9.2$  A,  $dI/dt \le 50$  A/ $\mu$ s,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRFSL9N60A, SiHFSL9N60A

# Vishay Siliconix



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mounted, steady-state)	R <sub>thJA</sub>	-	40	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.75	

<b>SPECIFICATIONS</b> (T <sub>J</sub> = 25 °C, $\iota$	nless otherw	vise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA		600	=	-	V
Gate-Source Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> :	$= V_{GS}, I_D = 250 \mu A$	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 480 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	25 250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{DS} = 400 \text{ V}$	$I_D = 5.5 \text{ Ab}$	_	_	0.75	Ω
Forward Transconductance	9fs		= 25 V, I <sub>D</sub> = 3.1 A <sup>b</sup>	5.5	-	-	S
Dynamic					L		
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V	-	1400	-	
Output Capacitance	C <sub>oss</sub>		$V_{DS} = 25 \text{ V}$		180	-	1
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1	.0 MHz, see fig. 5	-	7.1	-	- pF
0.1.10		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 1.0 V, f = 1.0 MHz	-	1957	-	
Output Capacitance	$C_{oss}$		V <sub>DS</sub> = 480 V, f = 1.0 MHz	-	49	-	
Effective Output Capacitance	C <sub>oss</sub> eff.	1	V <sub>DS</sub> = 0 V to 480 V <sup>c</sup>	-	96	-	
Total Gate Charge	$Q_g$			-	-	49	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 9.2 \text{ A}, V_{DS} = 400 \text{ V}$ see fig. 6 and 13 <sup>b</sup>		-	13	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	=	20	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	13	-	
Rise Time	t <sub>r</sub>		= 300 V, I <sub>D</sub> = 9.2 A	-	25	-	20
Turn-Off Delay Time	$t_{d(off)}$	$R_g = 9.1 \Omega$ ,	$R_D = 35.5 \Omega$ , see fig. $10^b$	1	30	-	ns
Fall Time	t <sub>f</sub>		1		22	-	]
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	Is	MOSFET sym showing the		-	-	9.2	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	37	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	$S$ , $I_S = 9.2 \text{ A}$ , $V_{GS} = 0 \text{ V}^b$	-	-	1.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T _ 05 °C !	_ 0.0 A dI/d+ 100 A/:-h	-	530	800	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 25 ^{\circ}\text{C}, I_F = 9.2 \text{A}, dI/dt = 100 \text{A/}\mu\text{s}^b$		-	3.0	4.4	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )				L <sub>D</sub> )	

#### **Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.
- c.  $C_{OSS}$  eff. is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DS}$ .

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

#### Peak Diode Recovery dV/dt Test Circuit








Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90362.



### **TO-263AB (HIGH VOLTAGE)**







lating –	b1, b3	/ metal
(c)		of 25
Ļ	<b>←</b> (b, b2) <b>→</b>	
Sect	ion B - B ar	
	Scale: nor	ne

	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380
ECN: S-82110-Rev. A, 15-Sep-08				

MIN. 0.270	MAX.
	-
700	
0.360	0.420
0.245	ı
0.100 BSC	
0.575	0.625
0.070	0.110
-	0.066
-	0.070
0.010	BSC
0.188	0.208
	0.100 0.575 0.070 - - 0.010

### DWG: 5970 Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08



## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

## **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.