

N-Channel 100-V (D-S) MOSFET


PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A)			
100	0.062 at V _{GS} = 10 V	5.4			
	0.084 at V _{GS} = 6 V	4.6			

FEATURES

- Halogen-free Option Available
- TrenchFET[®] Power MOSFET
- New Low Thermal Resistance
- PowerPAK[®] 1212-8 Package with Low 1.07 mm Profile
- PWM Optimized


APPLICATIONS

- Primary Side Switch
- · In-Rush Current Limiter



N-Channel MOSFET





Ordering Information: Si7810DN-T1-E3 (Lead (Pb)-free)

Si7810DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter		Symbol	10 s	Steady State	Unit
Drain-Source Voltage		V_{DS}	100		V
Gate-Source Voltage		V_{GS}	± 20		
Continuous Drain Current (T _{.I} = 150 °C) ^a	T _A = 25 °C	l _o	5.4	3.4	Α
Continuous Diain Current (1) = 150 °C)	T _A = 70 °C	ID	4.3	2.8	
Pulsed Drain Current		I _{DM}	20		
Continuous Source Current (Diode Conduction) ^a		I _S	3.2	1.3	Α
Single Avalanche Current	L = 0.1 mH	I _{AS}	19 18		
Single Avalanche Energy (Duty Cycle 1 %)	L = 0.1 IIII	E _{AS}			mJ
Maximum Power Dissipation ^a	T _A = 25 °C	D	3.8	1.5	W
	T _A = 70 °C	- P _D	2.0	0.8	VV
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C
Soldering Recommendations ^{b,c}		_	260		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	t ≤ 10 s	R _{thJA}	26	33	°C/W
	Steady State		65	81	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	1.9	2.4	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix




SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4.5	٧	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V			1	μА	
		$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
	R _{DS(on)}	V _{GS} = 10 V, I _D = 5.4 A		0.052	0.062	Ω	
Drain-Source On-State Resistance ^a		$V_{GS} = 6 \text{ V}, I_D = 4.6 \text{ A}$		0.070	0.084		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 5.4 A		12		S	
Diode Forward Voltage ^a	V_{SD}	I _S = 3.2 A, V _{GS} = 0 V		0.78	1.2	V	
Dynamic ^b							
Total Gate Charge	Q_g			13.5	17		
Gate-Source Charge	Q _{gs}	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5.4 \text{ A}$		3		nC	
Gate-Drain Charge	Q _{gd}			4.6			
Turn-On Delay Time	t _{d(on)}			10	15		
Rise Time	t _r	V_{DD} = 50 V, R_L = 50 Ω $I_D \cong 1$ A, V_{GEN} = 10 V, R_G = 6 Ω		15	25	ns	
Turn-Off DelayTime	t _{d(off)}			20	30		
Fall Time	t _f			15	25		
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = 3.2 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}$		45	90		


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $T_A = 25 \, ^{\circ}C$, unless otherwise noted












TYPICAL CHARACTERISTICS $T_A = 25^{\circ}C$, unless otherwise noted



V_{SD} - Source-to-Drain Voltage (V)

Source-Drain Diode Forward Voltage


V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage

Vishay Siliconix



TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70689.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08