
HALOGEN


FREE





P-Channel 30 V (D-S) MOSFET

PRODUC	CT SUMMARY		
V _{DS} (V)	$R_{DS(on)}$ (Ω) Max.	I _D (A)	Q _g (Typ.)
- 30	0.015 at V _{GS} = - 10 V	- 12 ^a	20 nC
- 30	0.022 at V _{GS} = - 4.5 V	- 12 ^a	20110



Ordering Information:


Si5429DU-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Power MOSFET
- Thermally Enhanced PowerPAK® ChipFET® Package
 - Small Footprint Area, Thin 0.8 mm Profile
 - Low On-Resistance
- 100 % R_g Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Power Management for Mobile Computing
 - Adaptor Switch
 - Load Switch
 - DC/DC Converter





ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted) Symbol **Parameter** Limit Unit Drain-Source Voltage V_{DS} - 30 V Gate-Source Voltage V_{GS} ± 20 T_C = 25 °C - 12^a T_C = 70 °C - 12^a Continuous Drain Current (T_J = 150 °C) I_D T_A = 25 °C - 11.8^{b, c} T_A = 70 °C - 9.4^{b, c} Α Pulsed Drain Current ($t = 300 \mu s$) I_{DM} - 50 $T_C = 25 \, ^{\circ}C$ - 12^a Continuous Source-Drain Diode Current Is - 11.86^{b, c} T_Δ = 25 °C T_C = 25 °C 31 T_C = 70 °C 20 Maximum Power Dissipation W P_{D} T_A = 25 °C 3.1^{b, c} T_A = 70 °C 2^{b, c} Operating Junction and Storage Temperature Range - 55 to 150 T_J, T_{sta} °C 260 Soldering Recommendations (Peak Temperature)dd, e

THERMAL RESISTANCE RA	TINGS				
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	40	°C/W
Maximum Junction-to-Case (Drain)	Steady State	$R_{th,IC}$	3	4	C/ VV

Notes:

- a. Package limited.
- Surface mounted on 1" x 1" FR4 board.
- See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 90 °C/W.



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	- 30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$			- 20		1400	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA		4.4		mV/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{D} = -250 \mu A$	- 1.0		- 2.2	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
· · · · · · · · · · · · · · · · · · ·		V _{DS} = - 30 V, V _{GS} = 0 V			- 1		
		V _{DS} = - 30 V, V _{GS} = 0 V, T _J = 55 °C			- 5		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -3 \text{ V}, V_{GS} = 0 \text{ V}$		- 0.0001		μΑ	
· ·	200	V _{DS} = - 3 V, V _{GS} = 0 V, T _J = 0 °C		- 0.0001		1	
		V _{DS} = - 3 V, V _{GS} = 0 V, T _J = 55 °C		- 0.0001		1	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 20			Α	
		V _{GS} = - 10 V, I _D = - 7 A		0.0122	0.015		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 4.5 V, I _D = - 5 A		0.0178	0.022	Ω	
Forward Transconductance ^a	9 _{fs}	V _{DS} = - 10 V, I _D = - 7 A		25		S	
Dynamic ^b	013	50 , 5					
Input Capacitance	C _{iss}			2320			
Output Capacitance	C _{oss}	V _{DS} = - 15 V, V _{GS} = 0 V, f = 1 MHz		275		pF	
Reverse Transfer Capacitance	C _{rss}	ge v ge		235			
	Qg	V _{DS} = - 15 V, V _{GS} = - 10 V, I _D = - 12 A		42	63		
Total Gate Charge				20	30		
Gate-Source Charge	Q _{gs}	V _{DS} = - 15 V, V _{GS} = - 4.5 V, I _D = - 12 A		6.3		nC	
Gate-Drain Charge	Q _{ad}	, 50 × 60 × 5		6.3		1	
Gate Resistance	R _g	f = 1 MHz	0.8	4.2	8.4	Ω	
Turn-on Delay Time	t _{d(on)}			35	70		
Rise Time	t _r	$V_{DD} = -15 \text{ V}, R_{L} = 1.5 \Omega$		25	50	1	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -10 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_{g} = 1 \Omega$		31	60		
Fall Time	t _f	,		10	20		
Turn-On Delay Time	t _{d(on)}			10	20	ns	
Rise Time	t _r	$V_{DD} = -15 \text{ V}, R_{L} = 1.5 \Omega$		10	20	1	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -10 \text{ A}, V_{GEN} = -10 \text{ V}, R_q = 1 \Omega$		40	80	1	
Fall Time	t _f	, <u> </u>		10	20	1	
Drain-Source Body Diode Characteristi	·			1			
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 12		
Pulse Diode Forward Current	I _{SM}	-			50	Α	
Body Diode Voltage	V _{SD}	I _S = - 10 A, V _{GS} = 0 V		- 0.83	- 1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	5 55		10	20	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			3	10	nC	
Reverse Recovery Fall Time	ta	$I_F = -10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		6		- ns	
Reverse Recovery Rise Time	t _b			4			


Notes:

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%$
- a. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics





On-Resistance vs. Drain Current






Transfer Characteristics






On-Resistance vs. Junction Temperature


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power











TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







^{*} The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63933.





PowerPAK® ChipFET® SINGLE PAD











Backside view of single pad

		MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
A	0.70	0.75	0.85	0.028	0.030	0.033		
A ₁	0	-	0.05	0	-	0.002		
b	0.25	0.30	0.35	0.010	0.012	0.014		
С	0.15	0.20	0.25	0.006	0.008	0.010		
D	2.92	3.00	3.08	0.115	0.118	0.121		
D ₂	1.75	1.87	2.00	0.069	0.074	0.079		
D_3	0.20	0.25	0.30	0.008	0.010	0.012		
E	1.82	1.90	1.98	0.072	0.075	0.078		
E ₂	1.38	1.50	1.63	0.054	0.059	0.064		
E ₃	0.45	0.50	0.55	0.018	0.020	0.022		
е	0.65 BSC 0.026 BSC							
Н	0.15	0.20	0.25	0.006	0.008	0.010		
K	0.25	-	-	0.010	-	-		
K ₁	0.30	-	-	0.012	-	-		
L	0.30	0.35	0.40	0.012	0.014	0.016		


Document Number: 73203 www.vishay.com 19-Jul-10

Package Information


Vishay Siliconix





PowerPAK® ChipFET® DUAL PAD












Backside view of dual pad

DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.85	0.028	0.030	0.033
A ₁	0	-	0.05	0	-	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.15	0.20	0.25	0.006	0.008	0.010
D	2.92	3.00	3.08	0.115	0.118	0.121
D ₂	1.07	1.20	1.32	0.042	0.047	0.052
E	1.82	1.90	1.98	0.072	0.075	0.078
E ₂	0.92	1.05	1.17	0.036	0.041	0.046
е	0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010
K	0.20	-	-	0.008	-	-
K ₁	0.20	-	-	0.008	-	-
1	0.30	0.35	0.40	0.012	0.014	0.016

www.vishay.com Document Number: 73203 2 19-Jul-10



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.