

### **General Description**

The MAX16023/MAX16024 low-power battery-backup circuits with a regulated output are capable of delivering up to 100mA output current. The MAX16023/MAX16024 include a low-dropout regulator, a microprocessor (µP) reset circuit, and a battery switchover circuit. Additional available features include a manual reset, a power-fail comparator, and a battery-on indicator. These devices reduce the number of external components to minimize board space and improve reliability.

The MAX16023/MAX16024 are ideally suited for providing power for backing up critical memory such as static random-access memory (SRAM) or real-time clocks (RTCs). The regulated output is powered by VCC when it is present and switches over to the backup power during brownout. The MAX16023/MAX16024 accept an input voltage from 1.53V to 5.5V and provide fixed standard output voltages of 1.2V, 1.8V, 2.5V, 3.0V, and 3.3V. The MAX16024 offers the ability to externally set the output voltage using a resistive divider. All outputs are available with push-pull or open-drain configurations.

The MAX16023 offers a power-fail comparator for monitoring an additional voltage or for providing an early powerfail warning. Another feature includes a manual-reset input (MAX16023/MAX16024). The MAX16024 also features a battery-on indicator and chip-enable gating function.

The MAX16023/MAX16024 are offered in 8- and 10-pin TDFN packages and are fully specified from -40°C to +85°C temperature range.

### **Applications**

Main/Backup Power for RTCs/SRAM Industrial Controls **GPS Systems** Set-Top Boxes Point-of-Sale Equipment Portable/Battery Equipment

UL is a registered trademark of Underwriters Laboratories, Inc.

#### **Features**

- ♦ System Monitoring for 5V, 3.3V, 3V, 2.5V, or 1.8V **Power-Supply Voltages**
- ♦ 100mA Low-Dropout Regulator
- **♦** Factory-Trimmed and Adjustable Output Voltages
- ♦ 1.53V to 5.5V Operating Voltage Range
- ♦ Low-Power Consumption: 4µA (typ)
- **♦ Power-Fail Comparators for Monitoring Voltages** Down to 0.6V
- ♦ Battery-On Indicator
- ♦ Battery Freshness Seal
- ♦ On-Board Gating of CE Signals, 1.5ns **Propagation Delay (MAX16024)**
- **♦ Debounced Manual-Reset Input**
- ♦ 145ms (min) Reset Timeout Period
- ♦ Tiny 8-Pin and 10-Pin TDFN Packages
- ♦ UL® Certified to Conform to IEC 60950-1


### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
<b>MAX16023</b> _TA+T	-40°C to +85°C	8 TDFN-EP*		
MAX16024_TB+T	-40°C to +85°C	10 TDFN-EP*		

The first placeholder "\_" designates reset output options. A letter "L" in this placeholder indicates a push-pull output and letter "P" indicates an open-drain output. The next placeholder "\_" designates the reset threshold (Table 1). The last two placeholders \_\_" designate output voltage (Table 2). For the MAX16024 with adjustable output voltage version, there are no last two placeholders.

- +Denotes a lead-free/RoHS-compliant package.
- T = Tape and reel.
- \*EP = Exposed pad.

### Pin Configurations



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> , BATT, OUT to GNDRESET, PFO, BATT ON (all open drain)	0.3V to +6V
to GND	0.3V to +6V
RESET, PFO, BATT ON (all push-pull)	
to GND	$-0.3V$ to $(V_{OUT} + 0.3V)$
PFI, CEIN, CEOUT to GND	$-0.3V$ to $(V_{OUT} + 0.3V)$
MR to GND	$0.3V$ to $(V_{CC} + 0.3V)$
Input Current	
VCC Peak Current	
VCC Continuous Current	250mA
BATT Peak Current	500mA
BATT Continuous Current	70mA

Output Current	
OUT Short Circuit to GND Duration	10s
RESET, BATT ON, CEOUT	20mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
8-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
10-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
Thermal Resistance (Note 1)	
θ <sub>JA</sub> (8-Pin and 10-Pin TDFN)	41°C/W
Operating Temperature Range40	0°C to +85°C
Junction Temperature	
Storage Temperature Range65°	
Lead Temperature (soldering, 10s)	

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 1.53V \text{ to } 5.5V, V_{BATT} = 3V, \text{ reset not asserted, } T_A = T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, C_{OUT} = 10\mu\text{F, unless otherwise noted.}$  Typical values are at  $T_A = T_J = +25^{\circ}\text{C.}$ ) (Note 2)

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS	
Operating Voltage Range	VCC, VBATT	(Note 3)	(Note 3)			5.5	V
			LDO = 1.2V		4.3	6	
		1.00 0.514	LDO = 1.8V		4.7	7	
		V <sub>CC</sub> = LDO + 0.5V,	LDO = 2.5V		5.2	7.5	
		110 1044	LDO = 3V		5.5	8	
Supply Current	loo		LDO = 3.3V		5.7	8	
Supply Current	Icc		LDO = 1.2V		16	20	μΑ
		1.00 0.514	LDO = 1.8V		16	21	
		$V_{CC} = LDO + 0.5V,$ $I_{OUT} = 20mA$	LDO = 2.5V		16	18.1	
			LDO = 3V		17	18.6	
			LDO = 3.3V		17	19	
Supply Current in Battery-Backup Mode	I <sub>BATT</sub>	V <sub>CC</sub> = 0, V <sub>BATT</sub> = 3V, no dropout, no load			3.5	5.26	μΑ
BATT Standby Current		V <sub>CC</sub> > V <sub>BATT</sub> + 0.2V		-0.01		+0.01	μΑ
SET Reference Voltage	V <sub>SET</sub>	MAX16024_TB_, V <sub>CC</sub>	= 2.2V	1.144	1.2	1.272	V
SET Input Leakage Current		MAX16024_TB_, SET :	= 1.2V	-20		+20	nA
Output Voltage Range	Vout	MAX16024_TB_, V <sub>CC</sub> > V <sub>OUT</sub>		1.8		5.25	V
			LDO = 1.2V	1.145	1.2	1.270	
			LDO = 1.8V	1.704	1.8	1.900	V
Output Voltage Accuracy		I <sub>OUT</sub> = 1mA	LDO = 2.5V	2.368	2.5	2.634	
			LDO = 3V	2.837	3	3.165	
			LDO = 3.3V	3.114	3.3	3.482	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 1.53V \text{ to } 5.5V, V_{BATT} = 3V, \text{ reset not asserted}, T_A = T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, C_{OUT} = 10\mu\text{F}, \text{ unless otherwise noted}.$  Typical values are at  $T_A = T_J = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Line Regulation		$V_{CC} = (V_{OUT} + 1V)$ to $(V_{OUT} + 2V)$ , $I_{OUT} = 1$ mA			0.2	1.0	%/V
Load Regulation		VCC = VOUT + 1V, IOUT =	1mA to 2mA		0.15	1.0	%
			LDO = 1.2V		500		
		50 4	LDO = 1.8V		200		
Dropout Voltage		I <sub>OUT</sub> = 50mA (Note 4)	LDO = 2.5V		180		mV
		(Note 4)	LDO = 3V		150		
			LDO = 3.3V		150		
Outrat Outrat Limit		V <sub>CC</sub> = 1.6V			75		A
Output Current Limit		V <sub>CC</sub> ≥ 2V			150		mA
Battery Freshness Leakage Current		V <sub>BATT</sub> = 5.5V				10	nA
RESET OUTPUT (RESET)							
Reset Threshold	V <sub>TH</sub>			(8	See Table	1)	V
V <sub>CC</sub> Falling to Reset Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 10V/ms			20		μs
Reset Timeout Period	t <sub>RP</sub>	V <sub>CC</sub> rising		145	215	285	ms
		V <sub>OUT</sub> = 3.3V, I <sub>SINK</sub> = 3.2mA, RESET asserted				0.3	
RESET Output Low Voltage	VoL	Vout = 1.8V, ISINK = 1mA	, RESET asserted			0.3	V
	V <sub>OUT</sub> = 1.2V, I <sub>SINK</sub> = 100μA, RESET asserted				0.3		
RESET Output High Voltage (Push-Pull Output)	Voн	V <sub>CC</sub> ≥ 1.1 x V <sub>TH</sub> , I <sub>SOURCE</sub> = 100μA, RESET deasserted		Vout - 0	).3V		V
RESET Output Leakage Current (Open-Drain Output)		V <sub>RESET</sub> = 5.5V, reset deas	sserted			1	μΑ
POWER-FAIL COMPARATOR (P	FI, PFO)						
PFI Input Threshold	VpfT	V <sub>PFI</sub> falling, 1.6V ≤ V <sub>CC</sub> ≤ \$	5.5V	0.570	0.590	0.611	V
PFI Input Hysteresis	V <sub>PFI-HYS</sub>				30		mV
PFI Input Current	IPFI			-1		+1	μΑ
PFO Output Low Voltage		Vout = 1.8V, ISINK = 1mA	, PFO asserted			0.3	V
FFO Output Low Voltage		V <sub>OUT</sub> =1.2V, I <sub>SINK</sub> = 100μ.	A, PFO asserted			0.3	V
PFO Output High Voltage (Push-Pull Output)		ISOURCE = 100µA, PFO de	easserted	V <sub>OUT</sub> - C	).3V		V
PFO Leakage Current (Open-Drain Output)		$V_{\overline{PFO}} = 5.5V, \overline{PFO}$ deasserted				1	μΑ
PFO Delay Time		(V <sub>PFI</sub> + 100mV) to (V <sub>PFI</sub> - <sup>-</sup>	100mV)		20		μs
MANUAL RESET (MR)							
Input Low Voltage	VIL				(	0.3 x V <sub>CC</sub>	V
Input High Voltage	VIH			0.7 x V <sub>C</sub>	С		V
Pullup Resistance		Pullup resistance to VCC		20	30		kΩ
Glitch Immunity					100		ns
MR to Reset Delay					120		ns

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 1.53V \text{ to } 5.5V, V_{BATT} = 3V, \text{ reset not asserted}, T_A = T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, C_{OUT} = 10\mu\text{F}, \text{ unless otherwise noted}.$  Typical values are at  $T_A = T_J = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN T	ΥP	MAX	UNITS					
BATTERY-ON INDICATOR (BATT ON)											
		V <sub>OUT</sub> = 1.2V, I <sub>SINK</sub> = 100μA, BATT ON deasserted			0.3						
Output Low Voltage	VoL	V <sub>OUT</sub> = 1.8V, I <sub>SINK</sub> = 1mA, BATT ON deasserted			0.3	V					
		V <sub>OUT</sub> = 3.3V, I <sub>SINK</sub> = 3.2mA, BATT ON deasserted			0.3						
Output High Voltage (Push-Pull Output)	VoH	ISOURCE = 100µA, BATT ON asserted	V <sub>OUT</sub> - 0.3V			V					
Output Leakage Current (Open-Drain Output)		V <sub>CC</sub> = 5.5V			1	μΑ					
Output Short-Circuit Current		Sink current, V <sub>CC</sub> = 5V (Note 6)	(	60		mA					
CE GATING (CEIN, CEOUT)											
CEIN Leakage Current		Reset asserted, V <sub>CC</sub> = 0.9 x V <sub>TH</sub> or 0	-1		+1	μΑ					
CEIN to CEOUT Resistance		V <sub>CC</sub> = 5V, reset deasserted		8	50	Ω					
CEOUT Short-Circuit Current		Reset asserted, CEOUT = 0	0	.75	2	mA					
CEIN to CEOUT Propagation Delay		$50\Omega$ source, C <sub>LOAD</sub> = 50pF, V <sub>CC</sub> = 4.75V	1	1.5	7	ns					
Output High Voltage	V <sub>OH</sub>	ISOURCE = 100μA, reset asserted	V <sub>OUT</sub> - 0.3V			V					
Reset to CEOUT Delay				12		μs					

Note 2: All devices are 100% production tested at  $T_A = +25$ °C and  $T_A = +85$ °C. Limits over temperature are guaranteed by design.

Note 3: VBATT can be 0 anytime or VCC can go down to 0 if VBATT is active (except at startup).

**Note 4:** Dropout voltage is defined as  $(V_{IN} - V_{OUT})$  when  $V_{OUT}$  is 2% below the value of  $V_{OUT}$  when  $V_{IN} = V_{OUT} + 1V$ .

**Note 5:**  $\overline{CEIN}$  to  $\overline{CEOUT}$  resistance is tested with  $V_{CC} = 5V$  and  $V_{\overline{CEIN}} = 0$  or 5V.

Note 6: Use external current-limiting resistor to limit current to 20mA (max).

**Table 1. Reset Threshold Ranges** 


SUFFIX	RESET THRESHOLD RANGES (V)						
SUFFIX	MIN	TYP	MAX				
L	4.508	4.63	4.906				
М	4.264	4.38	4.635				
Т	2.991	3.08	3.239				
S	2.845	2.93	3.080				
R	2.549	2.63	2.755				
Z	2.243	2.32	2.425				
Υ	2.117	2.19	2.288				
W	1.603	1.67	1.733				
V	1.514	1.575	1.639				


Table 2. Fixed Output Voltage


SUFFIX	NOMINAL OUTPUT VOLTAGE (V)
33	3.3
30	3.0
25	2.5
18	1.8
12	1.2


### **Typical Operating Characteristics**


(VCC = 5V, VBATT = 0, IOUT = 0, TA = +25°C, unless otherwise noted.)


















### Typical Operating Characteristics (continued)


( $V_{CC} = 5V$ ,  $V_{BATT} = 0$ ,  $I_{OUT} = 0$ ,  $T_A = +25$ °C, unless otherwise noted.)














**DROPOUT VOLTAGE** 





### Typical Operating Characteristics (continued)


( $V_{CC} = 5V$ ,  $V_{BATT} = 0$ ,  $I_{OUT} = 0$ ,  $T_A = +25$ °C, unless otherwise noted.)












### Pin Description

PIN			FUNCTION				
MAX16023	MAX16024	NAME	FUNCTION				
1	2	Vcc	Supply Voltage Input. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.				
2	3	BATT	Backup Battery Input. If $V_{CC}$ falls below its reset threshold ( $V_{TH}$ ), $V_{BATT} \ge V_{CC}$ , and if the regulator enters dropout, the regulator is powered from BATT. If $V_{BATT} < V_{CC}$ , the regulator is powered from $V_{CC}$ . Bypass BATT to GND with a 0.1µF capacitor.				
3	4	MR	Active-Low, Manual-Reset Input. $\overline{RESET}$ asserts when $\overline{MR}$ is pulled low. $\overline{RESET}$ remains low for the duration of reset timeout period after $\overline{MR}$ transitions from low to high. Connect $\overline{MR}$ to OUT or leave unconnected if not used. $\overline{MR}$ is internally connected to $V_{CC}$ through a $30k\Omega$ pullup resistor.				
4	_	PFI	Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. The PFI input is referenced to an internal V <sub>PFT</sub> threshold. A V <sub>PFI-HYS</sub> internal hysteresis provides noise immunity. The power-fail comparator is powered from OUT.				
5	5 — PFO internal V <sub>PFT</sub> threshold and goes high when V <sub>PFI</sub> rises ab		Active-Low, Power-Fail Comparator Output. PFO goes low when V <sub>PFI</sub> falls below the internal V <sub>PFT</sub> threshold and goes high when V <sub>PFI</sub> rises above V <sub>PFT</sub> + V <sub>PFI-HYS</sub> hysteresis.				
6	7	GND	Ground				
7	8	RESET	Active-Low Reset Output. RESET asserts when V <sub>CC</sub> falls below the reset threshold or MR is pulled low. RESET remains low for the duration of the reset timeout period after V <sub>CC</sub> rises above the reset threshold and MR goes high. RESET is available in pushpull and open-drain options.				
8	9	OUT	Linear Regulator Output Voltage. Available in the following factory-fixed voltages of 1.2V, 1.8V, 2.5V, 3.0V, or 3.3V for all devices. The MAX16024 is also available with an adjustable output voltage (1.8V to 5.25V). Bypass OUT to GND with a 10µF capacitor.				
_	1	CEIN	Chip-Enable Input. The input to CE gating circuitry. Connect to GND or OUT if not used.				
_	5	SET	Set Output Voltage Input. For the fixed output voltage versions (MAX16024_TB), SET is not used. Connect SET to GND. For MAX16024_TB_, connect SET to an external resistive divider to set the desired output voltage between 1.8V and 5.25V.				
_	6	BATT ON	Active-High, Battery-On Output. BATT ON goes high when in the battery backup mode.				
_	10	CEOUT	Active-Low, Chip-Enable Output. $\overline{\text{CE}}\text{OUT}$ goes low only when $\overline{\text{CE}}\text{IN}$ is low and reset is not asserted. If $\overline{\text{CE}}\text{IN}$ is low when reset is asserted, $\overline{\text{CE}}\text{OUT}$ stays low for 12µs (typ) or until $\overline{\text{CE}}\text{IN}$ goes high, whichever occurs first.				
_	_	EP	Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to aid heat dissipation. Do not use EP as the only ground connection for the device.				

### Functional Diagrams



### Functional Diagrams (continued) BATT - OUT LD0 $\mathsf{V}_{\mathsf{CC}}$ SET LOGIC - BATT ON DROPOUT MR -DELAY RESET REF CE OUTPUT CONTROL CEIN -CEOUT MIXIM MAX16024 ± GND

10 \_\_\_\_\_\_/N/XI/M

### **Detailed Description**

The *Typical Applications Circuit* shows a typical connection using the MAX16024. OUT powers the SRAM. If VCC is higher than the reset threshold (VTH), or if VCC is lower than VTH but higher than VBATT, the regulator is powered from VCC. If VCC < VTH, VCC < VBATT, and the regulator is in dropout, the regulator is powered from BATT (see the *Functional Diagrams*). OUT supplies up to 100mA from VCC.

#### **Backup-Battery Switchover**

In a brownout or power failure, it may be necessary to preserve the contents of the RAM. With a backup-battery installed at BATT, the MAX16023/MAX16024 automatically switch the RAM to backup power when  $V_{\rm CC}$  falls. The MAX16024 has a BATT ON output that goes high when in battery-backup mode. Three conditions must be met for these devices to switch to battery backup mode:

- 1) VCC is lower than the reset threshold.
- 2) V<sub>CC</sub> is lower than V<sub>BATT</sub>.
- 3) The regulator is in dropout (except for the 1.2V output version).

#### **Chip-Enable Signal Gating (MAX16024)**

The MAX16024 provides internal gating of CE signals to prevent erroneous data from being written to CMOS RAM in the event of a power failure or brownout. During normal operation, the CE gate enables and passes all CE transitions. When the reset output asserts, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM and  $\overline{\text{CE}}\text{OUT}$  is pulled up to OUT through an internal current source. The 1.5ns propagation delay from  $\overline{\text{CE}}\text{IN}$  to  $\overline{\text{CE}}\text{OUT}$  allows the devices to be used with most  $\mu\text{Ps}$  and high-speed DSPs.

During normal operation (reset not asserted),  $\overline{\text{CEIN}}$  is connected to  $\overline{\text{CEOUT}}$  through a low on-resistance transmission gate. If  $\overline{\text{CEIN}}$  is high when a reset asserts,  $\overline{\text{CEOUT}}$  remains high regardless of any subsequent transition on  $\overline{\text{CEIN}}$  during the reset event.

If  $\overline{\text{CEIN}}$  is low when reset asserts,  $\overline{\text{CEOUT}}$  is held low for 12µs to allow completion of the read/write operation. After the 12µs delay expires,  $\overline{\text{CEOUT}}$  goes high and stays high regardless of any subsequent transitions on  $\overline{\text{CEIN}}$  during the reset event. When  $\overline{\text{CEOUT}}$  is disconnected from  $\overline{\text{CEIN}}$ ,  $\overline{\text{CEOUT}}$  is actively pulled up to OUT.

The propagation delay through the chip-enable circuitry depends on both the source impedance of the drive to  $\overline{\text{CEIN}}$  and the capacitive loading at  $\overline{\text{CEOUT}}$ . Minimize the capacitive load at  $\overline{\text{CEOUT}}$  to minimize propagation delay, and use a low-output-impedance driver.




Figure 1. Reset and Chip-Enable Timing

### Manual-Reset Input (MAX16023/MAX16024)

Many  $\mu P$ -based products require manual-reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. For the MAX16023/MAX16024, a logic-low on  $\overline{\text{MR}}$  asserts  $\overline{\text{RESET}}$ .  $\overline{\text{RESET}}$  remains asserted while  $\overline{\text{MR}}$  is low. When  $\overline{\text{MR}}$  goes high,  $\overline{\text{RESET}}$  deasserts after a minimum of 145ms (tRP).  $\overline{\text{MR}}$  has an internal 30k $\Omega$  pullup resistor to VCC.  $\overline{\text{MR}}$  can be driven with TTL/CMOS logic levels or with opendrain/collector outputs. Connect a normally open momentary switch from  $\overline{\text{MR}}$  to GND to create a manual-reset function; external debounce circuitry is not required. If  $\overline{\text{MR}}$  is driven from a long cable or the device is used in a noisy environment, connect a 0.1 $\mu F$  capacitor from  $\overline{\text{MR}}$  to GND to provide additional noise immunity.

#### **Battery-On Indicator (MAX16024)**

The MAX16024's BATT ON output goes high when in battery-backup mode. Use BATT ON to indicate battery-switchover status.

#### **Battery Freshness Seal**

The MAX16023/MAX16024 battery freshness seal disconnects the backup battery from internal circuitry and OUT until VCC is applied. This ensures the backup battery connected to BATT is fresh when the final product is used for the first time.

The internal freshness seal latch prevents BATT from powering OUT until V<sub>CC</sub> has come up for the first time, setting the latch. When V<sub>CC</sub> subsequently turns off, BATT begins to power OUT.

To reenable the freshness seal (MAX16023/MAX16024):

- 1) Connect a battery to BATT.
- 2) Bring VCC to 0.
- 3) Drive  $\overline{MR}$  higher than  $V_{BATT} + 1.2V$  for at least 3µs.
- 4) Pull OUT to 0.

#### Reset Output (MAX16023/MAX16024)

A  $\mu P$ 's reset input starts the  $\mu P$  in a known state. The MAX16023/MAX16024  $\mu P$  supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET asserts when V<sub>CC</sub> is below the reset threshold and remains low for at least 145ms (t<sub>RP</sub>) after V<sub>CC</sub> rises

above the reset threshold. RESET also asserts when MR is low. RESET is available in both push-pull and open-drain configurations.

#### Power-Fail Comparator (MAX16023)

The MAX16023 offers an additional undervoltage comparator. The output PFO goes low when the voltage at PFI falls below its VPFT threshold. Common uses for the power-fail comparator include monitoring the input of the power supply (such as a battery) before any voltage regulation to provide an early power-fail warning, so software can conduct an orderly system shutdown. The power-fail comparator has a typical input hysteresis of VPFI-HYS and is powered from OUT, making it independent of the reset circuit. Connect PFI to GND, if not used.

#### **Regulator Output**

Fixed output voltages of 1.2V, 1.8V, 2.5V, 3.0V, and 3.3V are available for all devices. The regulator output delivers up to 100mA of load current.

The MAX16024 is available with both fixed and adjustable output-voltage options. Use an external resistive divider network connected between OUT, SET, and GND (Figure 2) to set the adjustable output voltage from 1.8V to 5.25V. Connect SET to GND for parts with fixed output voltage option.




Figure 2. Setting the Adjustable Output Voltage (MAX16024 Only)

### **Applications Information**

The MAX16023/MAX16024 are protected for typical short-circuit conditions of 10s or less. Shorting OUT to ground for longer than 10s might damage the device. Bypass VCC and BATT to GND with a 0.1µF capacitor each. Connect a 10µF low-ESR capacitor from OUT to GND. All capacitors should be mounted as close as possible to the device.

#### **Monitoring an Additional Supply**

The MAX16023 power-fail comparator can monitor either positive or negative supplies using a resistive divider to PFI (Figures 3 and 4).  $\overline{\text{PFO}}$  can be used to generate an interrupt to the  $\mu\text{P}$  or to trigger a reset. To monitor a negative supply, connect the top of the resistive divider to VCC. Connect the bottom of the resistive divider to the negative voltage to be monitored.




Figure 3. Monitoring an Additional Supply by Connecting  $\overline{PFO}$  to  $\overline{MR}$ 

#### **Adding Hysteresis to PFI**

The power-fail comparators have a typical input hysteresis of V<sub>PFI-HYS</sub>. This is sufficient for most applications where a power-supply line is being monitored through an external voltage-divider (see the *Monitoring an Additional Supply* section). Figure 5 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI sees V<sub>PFT</sub> when V<sub>IN</sub> falls to the desired trip point (V<sub>TRIP</sub>). Resistor R3 adds hysteresis. R3 is typically an order of magnitude greater than R1 or R2. The current through R1 and R2 should be at least 100µA to ensure that the 1µA (max) PFI input current does not shift the trip point. R3 should be larger than 50k $\Omega$  to prevent it from loading down  $\overline{\text{PFO}}$ . Capacitor C1 adds additional noise rejection.




Figure 4. Monitoring a Negative Supply




Figure 5. Adding Hysteresis to the Power-Fail Comparator

#### Operation Without a Backup Power Source

The MAX16023/MAX16024 provide battery-backup functions. If a backup power source is not used, connect BATT to GND.

#### **Replacing the Backup Battery**

When V<sub>CC</sub> is above V<sub>TH</sub>, the backup power source can be removed without danger of triggering a reset pulse. The device does not enter battery-backup mode when V<sub>CC</sub> stays above the reset threshold voltage.

#### **Negative-Going Vcc Transients**

The MAX16023/MAX16024 are relatively immune to short duration, negative-going  $V_{CC}$  transients. Resetting the  $\mu P$  when  $V_{CC}$  experiences only small glitches is usually not desirable. A  $0.1\mu F$  bypass capacitor mounted close to the  $V_{CC}$  pin provides additional transient immunity.

#### Capacitor Selection and Regulator Stability

For stable operation, connect a low-ESR 10µF (min) output capacitor from OUT to GND. To reduce noise and improve load-transient response and power-supply rejection, use larger output capacitor values.

#### **Part Number Table**

			1	T			
PART	OUTPUT TYPE	RESET THRESHOLD VOLTAGE (V)	REGULATED OUTPUT VOLTAGE (V)	PART	OUTPUT TYPE	RESET THRESHOLD VOLTAGE (V)	REGULATED OUTPUT VOLTAGE (V)
MAX16023LTAL12+T	Push-Pull	4.63	1.2	MAX16024LTBL12+T	Push-Pull	4.63	1.2
MAX16023LTAL18+T	Push-Pull	4.63	1.8	MAX16024LTBL18+T	Push-Pull	4.63	1.8
MAX16023LTAL25+T	Push-Pull	4.63	2.5	MAX16024LTBL25+T	Push-Pull	4.63	2.5
MAX16023LTAL33+T	Push-Pull	4.63	3.3	MAX16024LTBL33+T	Push-Pull	4.63	3.3
MAX16023LTAM12+T	Push-Pull	4.38	1.2	MAX16024LTBM12+T	Push-Pull	4.38	1.2
MAX16023LTAM18+T	Push-Pull	4.38	1.8	MAX16024LTBM18+T	Push-Pull	4.38	1.8
MAX16023LTAM25+T	Push-Pull	4.38	2.5	MAX16024LTBM25+T	Push-Pull	4.38	2.5
MAX16023LTAM33+T	Push-Pull	4.38	3.3	MAX16024LTBM33+T	Push-Pull	4.38	3.3
MAX16023LTAT12+T	Push-Pull	3.08	1.2	MAX16024LTBT12+T	Push-Pull	3.08	1.2
MAX16023LTAT18+T	Push-Pull	3.08	1.8	MAX16024LTBT18+T	Push-Pull	3.08	1.8
MAX16023LTAT25+T	Push-Pull	3.08	2.5	MAX16024LTBT25+T	Push-Pull	3.08	2.5
MAX16023LTAS12+T	Push-Pull	2.93	1.2	MAX16024LTBS12+T	Push-Pull	2.93	1.2
MAX16023LTAS18+T	Push-Pull	2.93	1.8	MAX16024LTBS18+T	Push-Pull	2.93	1.8
MAX16023LTAS25+T	Push-Pull	2.93	2.5	MAX16024LTBS25+T	Push-Pull	2.93	2.5
MAX16023LTAR12+T	Push-Pull	2.63	1.2	MAX16024LTBR12+T	Push-Pull	2.63	1.2
MAX16023LTAR18+T	Push-Pull	2.63	1.8	MAX16024LTBR18+T	Push-Pull	2.63	1.8
MAX16023LTAR25+T	Push-Pull	2.63	2.5	MAX16024LTBR25+T	Push-Pull	2.63	2.5
MAX16023LTAZ12+T	Push-Pull	2.32	1.2	MAX16024LTBZ12+T	Push-Pull	2.32	1.2

### Part Number Table (continued)


PART	OUTPUT TYPE	RESET THRESHOLD VOLTAGE (V)	REGULATED OUTPUT VOLTAGE (V)	PART	OUTPUT TYPE	RESET THRESHOLD VOLTAGE (V)	REGULATED OUTPUT VOLTAGE (V)
MAX16023LTAZ18+T	Push-Pull	2.32	1.8	MAX16024LTBZ18+T	Push-Pull	2.32	1.8
MAX16023LTAY12+T	Push-Pull	2.19	1.2	MAX16024LTBY12+T	Push-Pull	2.19	1.2
MAX16023LTAY18+T	Push-Pull	2.19	1.8	MAX16024LTBY18+T	Push-Pull	2.19	1.8
MAX16023LTAW12+T	Push-Pull	1.67	1.2	MAX16024LTBW12+T	Push-Pull	1.67	1.2
MAX16023LTAV12+T	Push-Pull	1.575	1.2	MAX16024LTBV12+T	Push-Pull	1.575	1.2
MAX16023PTAL12+T	Open-Drain	4.63	1.2	MAX16024PTBL12+T	Open-Drain	4.63	1.2
MAX16023PTAL18+T	Open-Drain	4.63	1.8	MAX16024PTBL18+T	Open-Drain	4.63	1.8
MAX16023PTAL25+T	Open-Drain	4.63	2.5	MAX16024PTBL25+T	Open-Drain	4.63	2.5
MAX16023PTAL33+T	Open-Drain	4.63	3.3	MAX16024PTBL33+T	Open-Drain	4.63	3.3
MAX16023PTAM12+T	Open-Drain	4.38	1.2	MAX16024PTBM12+T	Open-Drain	4.38	1.2
MAX16023PTAM18+T	Open-Drain	4.38	1.8	MAX16024PTBM18+T	Open-Drain	4.38	1.8
MAX16023PTAM25+T	Open-Drain	4.38	2.5	MAX16024PTBM25+T	Open-Drain	4.38	2.5
MAX16023PTAM33+T	Open-Drain	4.38	3.3	MAX16024PTBM33+T	Open-Drain	4.38	3.3
MAX16023PTAT12+T	Open-Drain	3.08	1.2	MAX16024PTBS12+T	Open-Drain	3.08	1.2
MAX16023PTAT18+T	Open-Drain	3.08	1.8	MAX16024PTBS18+T	Open-Drain	3.08	1.8
MAX16023PTAT25+T	Open-Drain	3.08	2.5	MAX16024PTBS25+T	Open-Drain	3.08	2.5
MAX16023PTAS12+T	Open-Drain	2.93	1.2	MAX16024PTBT12+T	Open-Drain	2.93	1.2
MAX16023PTAS18+T	Open-Drain	2.93	1.8	MAX16024PTBT18+T	Open-Drain	2.93	1.8
MAX16023PTAS25+T	Open-Drain	2.93	2.5	MAX16024PTBT25+T	Open-Drain	2.93	2.5
MAX16023PTAR12+T	Open-Drain	2.63	1.2	MAX16024PTBR12+T	Open-Drain	2.63	1.2
MAX16023PTAR18+T	Open-Drain	2.63	1.8	MAX16024PTBR18+T	Open-Drain	2.63	1.8
MAX16023PTAR25+T	Open-Drain	2.63	2.5	MAX16024PTBR25+T	Open-Drain	2.63	2.5
MAX16023PTAZ12+T	Open-Drain	2.32	1.2	MAX16024PTBZ12+T	Open-Drain	2.32	1.2
MAX16023PTAZ18+T	Open-Drain	2.32	1.8	MAX16024PTBZ18+T	Open-Drain	2.32	1.8
MAX16023PTAY12+T	Open-Drain	2.19	1.2	MAX16024PTBY12+T	Open-Drain	2.19	1.2
MAX16023PTAY18+T	Open-Drain	2.19	1.8	MAX16024PTBY18+T	Open-Drain	2.19	1.8
MAX16023PTAW12+T	Open-Drain	1.67	1.2	MAX16024PTBW12+T	Open-Drain	1.67	1.2
MAX16023PTAV12+T	Open-Drain	1.575	1.2	MAX16024PTBV12+T	Open-Drain	1.575	1.2
MAX16024PTBL+T	Open-Drain	4.63	Adjustable	MAX16024LTBL+T	Push-Pull	4.63	Adjustable
MAX16024PTBM+T	Open-Drain	4.38	Adjustable	MAX16024LTBM+T	Push-Pull	4.38	Adjustable
MAX16024PTBT+T	Open-Drain	3.08	Adjustable	MAX16024LTBT+T	Push-Pull	3.08	Adjustable
MAX16024PTBS+T	Open-Drain	2.93	Adjustable	MAX16024LTBS+T	Push-Pull	2.93	Adjustable
MAX16024PTBR+T	Open-Drain	2.63	Adjustable	MAX16024LTBR+T	Push-Pull	2.63	Adjustable
MAX16024PTBZ+T	Open-Drain	2.32	Adjustable	MAX16024LTBZ+T	Push-Pull	2.32	Adjustable
MAX16024PTBY+T	Open-Drain	2.19	Adjustable	MAX16024LTBY+T	Push-Pull	2.19	Adjustable
MAX16024PTBW+T	Open-Drain	1.67	Adjustable	MAX16024LTBW+T	Push-Pull	1.67	Adjustable
MAX16024PTBV+T	Open-Drain	1.575	Adjustable	MAX16024LTBV+T	Push-Pull	1.575	Adjustable

Bold parts denote standard versions. Samples are generally available on standard versions. Contact factory for availability of nonstandard versions.

### **Selector Guide**

PART	OUTPUTS (RESET, PFO, BATT ON)	RESET	MR	POWER-FAIL COMPARATOR	CE GATE	BATT ON	REGULATOR OUTPUT VOLTAGE
MAX16023L	Push-Pull	$\checkmark$	$\checkmark$	$\sqrt{}$		_	Fixed
MAX16023P	Open Drain	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_	_	Fixed
MAX16024L	Push-Pull	$\sqrt{}$	$\sqrt{}$	_	$\checkmark$	$\sqrt{}$	Fixed/adjustable
MAX16024P	Open Drain	$\checkmark$	$\checkmark$	_	$\checkmark$	<b>√</b>	Fixed/adjustable

### **Typical Applications Circuit**



\_\_\_ /N/IXI/M

\_\_\_Chip Information

PROCESS: BICMOS

### Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 TDFN	T833-2	<u>21-0137</u>
10 TDFN	T1033-1	<u>21-0137</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.