

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

MAX5306/MAX5307

General Description

The MAX5306/MAX5307 are 12-bit, eight channel, low-power, voltage-output, digital-to-analog converters (DACs) in a space-saving 16-pin TSSOP package. The wide +2.7V to +5.5V supply voltage range and less than 215 μ A (max) supply current per DAC are excellent for low-power and low-voltage applications. The low 2nV/s glitch energy of the MAX5306/MAX5307 makes them ideal for digital control of fast-response, closed-loop systems.

The MAX5306 has a digital output (DOUT) that can be used for daisy-chaining multiple devices. The MAX5307 has a hardware reset input (CLR) which clears all registers and DACs to zero. The MAX5306/MAX5307 have a software shutdown feature that reduces the supply current to 1 μ A. The MAX5306/MAX5307 feature a load DAC (LDAC) function that updates the output of all eight DACs simultaneously.

The 3-wire SPI™, QSPI™, MICROWIRE™ and DSP-compatible serial interface allows the input and DAC registers to be updated independently or simultaneously with a single software command. These devices use a double-buffered design to minimize the digital-noise feedthrough from the digital inputs to the outputs.

The MAX5306/MAX5307 operating temperature range is from -40°C to +85°C.

Applications

- Gain and Offset Adjustment
- Power Amplifier Control
- Process Control I/O Boards
- Portable Instrumentation Equipment
- Control of Optical Components


Features

- ◆ Eight Highly Integrated 12-Bit DACs in 16-Pin TSSOP (6.4mm x 5mm) Package
- ◆ Ultra-Low Glitch Energy < 2nV/s
- ◆ Low Total Supply Current: 1.7mA (max) with V_{REF} = V_{DD} = +5.5V
- ◆ +2.7V to +5.5V Wide Single-Supply Range
- ◆ Fast 5 μ s Settling Time
- ◆ Software-Selectable Shutdown Mode < 1 μ A
- ◆ 15MHz 3-Wire SPI, QSPI, and MICROWIRE-Compatible Serial Interface
- ◆ Power-Up Reset to Zero Scale

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX5306EUE	-40°C to +85°C	16 TSSOP
MAX5307EUE	-40°C to +85°C	16 TSSOP

Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor, Corp.

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

ABSOLUTE MAXIMUM RATINGS

V_{DD} to GND -0.3V to +6V
 All Other Pins to GND -0.3V to (V_{DD} + 0.3V)
 Continuous Power Dissipation (T_A = +70°C) 775mW
 16-Pin TSSOP (derate 9.4mW/°C above +70°C) 775mW

Maximum Current Into Any Pin ±50mA
 Operating Temperature Range -40°C to +85°C
 Junction Temperature +150°C
 Storage Temperature Range -65°C to +150°C
 Lead Temperature (soldering, 10s) +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = +2.7V to +5.5V, GND = 0, V_{REF} = V_{DD}, C_L = 200pF, R_L = 2kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DD} = +5V, T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (Notes 1, 2)						
Resolution	N		12			Bits
Integral Nonlinearity	INL			±1	±4	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic		±1.0		LSB
Offset Error (Note 3)	V _{OE}			±10	±60	mV
Offset Error Temperature Coefficient				±10		µV/°C
Gain Error (Note 3)	V _{GE}			±0.1	±1	% of FS
Gain Error Temperature Coefficient				±5		ppm/°C
REFERENCE INPUT						
Reference Input Voltage Range (Note 4)	V _{REF}		0.8	V _{DD}		V
Reference Input Impedance	R _{REFIN}		135	200	265	kΩ
Reference Current	I _{REFPD}	In power-down mode	1	10		µA
DAC OUTPUTS						
Output Voltage Range		With no load	0.020	V _{DD} - 0.020		V
DC Output Impedance			0.5			Ω
Capacitive Load	C _L		500			pF
Resistive Load	R _L		2			kΩ
Short-Circuit Current		V _{DD} = +5V	33			mA
		V _{DD} = +2.7V	20			
Wake-Up Time		From shutdown mode	24			µs

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = +2.7V$ to $+5.5V$, $GND = 0$, $V_{REF} = V_{DD}$, $C_L = 200\text{pF}$, $R_L = 2\text{k}\Omega$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{DD} = +5V$, $T_A = +25^\circ\text{C}$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN, CS, LDAC, CLR-MAX5307)						
Input High Voltage	V _{IH}	$V_{DD} = +5V \pm 10\%$	2.4			V
		$V_{DD} = +3V \pm 10\%$	2.1			
Input Low Voltage	V _{IL}	$V_{DD} = +5V \pm 10\%$		0.8		V
		$V_{DD} = +3V \pm 10\%$		0.6		
Input Leakage Current	I _{IN}	All digital inputs 0 or V_{DD}		± 0.1	± 10	μA
Input Capacitance	C _{IN}			10		pF
DIGITAL OUTPUT (MAX5306)						
Output Low Voltage	V _{OL}	$I_{SINK} = 1\text{mA}$		0.5		V
Output High Voltage	V _{OH}	$I_{SOURCE} = 1\text{mA}$	$V_{DD} - 0.5$			V
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR	Positive and negative	1			$\text{V}/\mu\text{s}$
Voltage-Output Settling Time	t _S	400hex to C00hex	5			μs
Digital Feedthrough		Code 0, all digital inputs from 0V to V_{DD}	0.5			nV/s
DAC Glitch Impulse		Major carry transition	2			nV/s
DAC Output Noise			600			$\mu\text{V}_{\text{p-p}}$
DAC to DAC Crosstalk			0.5			nV/s
POWER REQUIREMENTS						
Supply Voltage Range	V _{DD}		2.7	5.5		V
Supply Current with No Load (Note 5)	I _{DD}	All digital inputs at 0 or V_{DD} , $V_{DD} = V_{REF} = +5.5V$	1.5	1.7		mA
		All digital inputs at 0 or V_{DD} , $V_{DD} = +5.5V$, $V_{REF} = +1.2V$	1.1	1.3		
		All digital inputs at 0 or V_{DD} , $V_{DD} = V_{REF} = +3V$	1.3			
		Shutdown mode	1	10		

MAX5306/MAX5307

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = +2.7V$ to $+5.5V$, $GND = 0$, $V_{REF} = V_{DD}$, $C_L = 200\text{pF}$, $R_L = 2\text{k}\Omega$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{DD} = +5V$, $T_A = +25^\circ\text{C}$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS						
Serial Clock Frequency	f_{SCLK}		0	15		MHz
SCLK Pulse Width High	t_{CH}		33			ns
SCLK Pulse Width Low	t_{CL}		33			ns
\bar{CS} Fall to SCLK Fall Setup Time	t_{CSS}		16			ns
SCLK Fall to \bar{CS} Rise Setup Time	t_{CSH}		20			ns
LDAC Pulse Width Low	$t_{LDACPWL}$		20			ns
CLR Pulse Width Low	t_{CLRPWL}	MAX5307 only	20			ns
DIN to SCLK Fall Setup Time	t_{DS}		16			ns
DIN to SCLK Fall Hold Time	t_{DH}		10			ns
\bar{CS} Pulse Width High	t_{CSPWH}		20			ns
SCLK Rise to DOUT Fall	t_{SDL}	Load capacitance = 20pF		50		ns
SCLK Rise to DOUT Rise	t_{SDH}	Load capacitance = 20pF		50		ns

Note 1: Static accuracy tested without load.

Note 2: Linearity is tested within codes 73hex to F8Dhex.

Note 3: Gain and offset tested within codes 73hex to F8Dhex.

Note 4: Static accuracy specifications valid for $V_{REF} = 1.2V$ to V_{DD} .










Note 5: Current scales linearly between these two extremes of V_{REF} .

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Typical Operating Characteristics

($V_{DD} = +5V$, $T_A = +25^\circ C$, unless otherwise noted.)









MAX5306/MAX5307



Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Typical Operating Characteristics (continued)

($V_{DD} = +5V$, $T_A = +25^\circ C$, unless otherwise noted.)



Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Pin Description

MAX5306/MAX5307

PIN	NAME	FUNCTION
1	SCLK	Serial Clock Input. Serial data is loaded on the falling edge of SCLK.
2	DIN	Serial Data Input
3	LDAC	Load DAC. LDAC is an asynchronous active-low input that updates the DAC outputs simultaneously. If LDAC is driven low, the DAC registers are transparent.
4	REF	Reference Voltage Input
5-12	OUT_	Analog Output Signal
13	GND	Ground
14	VDD	Power Supply. Bypass VDD to GND with a 0.1 μ F capacitor.
	DOUT	Data Output (MAX5306). DOUT is updated on the falling edge of SCLK.
15	CLR	Asynchronous Clear DAC (MAX5307). Active-low input to clear all DACs and registers. Resets all outputs to zero.
16	CS	Chip-Select Input (active-low)

Detailed Description

The MAX5306/MAX5307 are 12-bit, eight-channel, low-power, voltage-output digital-to-analog converters (DACs) that are easily addressed using a simple 3-wire serial interface. These devices feature eight double-buffered DACs using a common 16-bit serial to parallel shift register, a power-on reset (POR) circuit and eight output buffer amplifiers.

Figure 1 shows the block diagram of MAX5306/MAX5307. The shift register converts a serial 16-bit word to parallel data for each input register operating with a clock rate of up to 15MHz. The 3-wire digital interface to the shift register consist of chip-select (CS), serial clock (SCLK), and data input (DIN). Serial data at DIN is loaded on the falling edge of SCLK.

The eight double-buffered DACs consist of input and DAC registers. The input registers are directly connected to the shift register and hold the result of the most recent write operation. The eight 12-bit DAC registers hold the current output code for the respective DAC. Data can be transferred from the input registers to the DAC registers by either the hardware interface (LDAC) or by software command. The output of DACs are buffered through eight Rail-to-Rail® op amps.

The MAX5306 has a digital output (DOUT) which can be used to daisy chain multiple devices on a single serial bus. The MAX5307 contains a hardware shutdown (CLR) to clear all internal registers and power-down all DACs.

The MAX5306/MAX5307 require an external reference such as the MAX6161 family. The reference voltage range is from 0.8V to VDD.

POR circuitry gives the DACs a defined state during startup. At power-on, the DAC outputs reset to zero through a 100k Ω resistor, providing additional safety for applications that drive valves or other transducers that need to be off at power-up.

The MAX5306/MAX5307 feature low digital feedthrough and minimize glitch energy on MSB transitions. The 3-wire SPI, QSPI, MICROWIRE and DSP-compatible serial interface saves additional circuit board space .

Serial Interface Configuration

The MAX5306/MAX5307 3-wire serial interface are compatible with MICROWIRE, SPI, QSPI, and DSPs (Figure 2 and Figure 3). The chip-select input (CS) frames the serial data loading at DIN. Following CS's high-to-low transition, the data is shifted synchronously and latched into the input register on each falling edge of the serial clock input (SCLK). Each serial word is 16 bits, the first four bits are the control word followed by 12 data bits (MSB first) as shown in Table 1. The 12-bit DAC code is unipolar binary with 1LSB = VREF/4096.

The serial input register transfers its contents to the input registers after loading 16 bits of data and driving CS high. CS must be brought high for a minimum of 20ns before the next write sequence since a write

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Table 1. Serial Interface Configuration

16-BIT SERIAL WORD															DESC.	FUNCTION		
CONTROL BITS				DATA BITS														
MSB				LSB														
C3	C2	C1	C0	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00			
0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	NOP	No Operation	
0	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	RESET	RESET All Internal Registers. Power-down DACs, outputs pulled down with 100kΩ. Equivalent to software CLR.	
0	0	1	0													DAC 1	D11–D0 to Input Register 1, DAC Output Unchanged	
0	0	1	1													DAC 2	D11–D0 to Input Register 2, DAC Output Unchanged	
0	1	0	0													DAC 3	D11–D0 to Input Register 3, DAC Output Unchanged	
0	1	0	1													DAC 4	D11–D0 to Input Register 4, DAC Output Unchanged	
0	1	1	0													DAC 5	D11–D0 to Input Register 5, DAC Output Unchanged	
0	1	1	1													DAC 6	D11–D0 to Input Register 6, DAC Output Unchanged	
1	0	0	0													DAC 7	D11–D0 to Input Register 7, DAC Output Unchanged	
1	0	0	1													DAC 8	D11–D0 to Input Register 8, DAC Output Unchanged	
1	0	1	0													DAC 1–4	D11–D0 to Input Registers 1–4 and DAC Registers 1–4, DAC Outputs Updated (Write-Thru).	
1	0	1	1													DAC 5–8	D11–D0 to Input Registers and DAC Registers, DAC Outputs Updated (Write-Thru).	
1	1	0	0													DAC 1–8	D11–D0 to Input Registers and DAC Registers, DAC Outputs Updated (Write-Thru).	
1	1	0	1													DAC 1–8	D11–D0 to Input Registers, DAC Outputs Unchanged	
1	1	1	0	DAC 8	DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	DAC 1	X	X	X	X	DAC 1–8	Input Registers to DAC Registers Indicated by Ones, DAC Outputs Updated, Equivalent to Software LDAC (No effect on DACs indicated by 0's.)	

X = Don't Care

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

MAX5306/MAX5307




Figure 1. Functional Block Diagram

sequence is initiated on a falling edge of \overline{CS} . If \overline{CS} goes high prior to completing 16 cycles of SCLK, the input data is discarded. To initiate a new data transfer, drive \overline{CS} low again. The serial clock (SCLK) can be either high or low between \overline{CS} write pulses. Figure 4 shows the timing diagram for the complete 3-wire serial interface transmission.

The MAX5306/MAX5307 digital inputs are double-buffered. Depending on the command issued through

the serial interface, the input register(s) can be loaded without affecting the DAC register(s), the DAC register(s) can be loaded directly, or all eight registers can be updated simultaneously from the input registers.

Shutdown Modes

The MAX5306/MAX5307 include three software-controlled shutdown modes that reduce the supply current to less than $1\mu A$. In two of the three shutdown modes (shutdown 2 and 3) the outputs are independently con-

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Table 2. Serial Interface Power-up and Power-down Commands

CONTROL BITS				DATA BITS												DESC.	FUNCTION
C3	C2	C1	C0	DAC 8	DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	DAC 1	D03	D02	D01	D00		
1	1	1	1									1	1	X	X	Power-Up	Power-Up individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC output is active. A zero does not affect the DACs present state.
1	1	1	1									0	1	X	X	Shutdown 1	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC output is high-impedance. A zero does not affect the DACs present state.
1	1	1	1									1	0	X	X	Shutdown 2	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC is shutdown and the output is connected to GND through a 1kΩ resistor. A zero does not affect the DACs present state.
1	1	1	1									0	0	X	X	Shutdown 3	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC is shutdown and the output is connected to GND through a 100kΩ resistor. A zero does not affect the DACs present state.

X = Don't Care

nected to ground through a 1kΩ or 100kΩ (default) resistor for each DAC. The third shutdown (shutdown 1) command leaves the DACs outputs high impedance. Table 2 lists the three shutdown modes of operation as well as the power-up command.

Serial-Data Output (DOUT)

The DOUT (MAX5306) follows DIN with a 16 clock cycle delay. The DOUT is capable of driving 20pF load with a 50ns (max) delay from the falling edge of SCLK.

DOUT is primarily used for daisy-chaining multiple devices. Optionally, DOUT can be used to monitor the serial interface for valid communications by connecting DOUT to a microprocessor input.

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

MAX5306/MAX5307




Figure 2. Connections for MICROWIRE




Figure 3. Connections for SPI/QSPI

Application Information

Daisy-Chaining Devices

Any number of MAX5306 can be daisy-chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 5). To write to the chain, drive CS low until all $n \times 16$ clock cycles (where n is the number of devices in the chain) and associated data have been applied to the first device. When CS is driven high, each device in the chain acts on the 16 bits in its input register. To adjust a single device in the chain, a No-Operation (NOP) command must be loaded for all other devices.

Figure 6 shows an alternate method of connecting several MAX5306s or MAX5307s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input (CS) is required for each IC.

Unipolar Output

The MAX5306/MAX5307 are normally configured for unipolar output. Table 3 lists the unipolar output voltages vs. digital codes.

Bipolar Output

The MAX5306/MAX5307 outputs can be configured for bipolar operation using Figure 7's circuit.

$$V_{OUT} = V_{REF} [(2D / 4096) - 1]$$

where D is the decimal value of the DACs binary input code. Table 4 shows digital codes (offset binary) and corresponding output voltages for the Figure 7 circuit.

Output Buffer
The rail-to-rail buffer amplifier is stable with any combination of resistive loads greater than $2k\Omega$ and capacitive loads less than $500pF$. With a capacitive load of $200pF$ the output buffers have a slew rate of $1V/\mu s$.

With a capacitive load of $200pF$ the output buffers have a slew rate of $1V/\mu s$. For a $1/4$ FS to $3/4$ FS output transition, the amplifier output typically settles to $1/2$ LSB in less than $10\mu s$ when loaded with $2k\Omega$ in parallel with $200pF$.

Power-On Reset
The MAX5306/MAX5307 have a POR circuit to set the DACs output to zero when VDD is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system startup, such as after a loss of power. Upon initial power-up the POR circuit ensures that all DAC registers are cleared, the DACs are powered-down, and their outputs are terminated to GND through a $100k\Omega$ resistor.

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Power-Supply Considerations

On power-up, all input and DAC registers are cleared and DOUT is in low.

Bypass VDD to GND with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.




Figure 4. Timing Diagram

Table 3. Unipolar Code Table

DAC CONTENTS			ANALOG OUTPUT
MSB	LSB		
1111	1111	1111	$+V_{REF} \left(\frac{4095}{4096} \right)$
1000	0000	0001	$+V_{REF} \left(\frac{2049}{4096} \right)$
1000	0000	0000	$+V_{REF} \left(\frac{2048}{4096} \right) = \frac{+V_{REF}}{2}$
0111	1111	1111	$+V_{REF} \left(\frac{2047}{4096} \right)$
0000	0000	0001	$+V_{REF} \left(\frac{1}{4096} \right)$
0000	0000	0000	0V

Table 4. Bipolar Code Table

DAC CONTENTS			ANALOG OUTPUT
MSB	LSB		
1111	1111	1111	$+V_{REF} \left(\frac{2047}{2048} \right)$
1000	0000	0001	$+V_{REF} \left(\frac{1}{2048} \right)$
1000	0000	0000	0V
0111	1111	1111	$-V_{REF} \left(\frac{1}{2048} \right)$
0000	0000	0001	$-V_{REF} \left(\frac{2047}{2048} \right)$
0000	0000	0000	$-V_{REF} \left(\frac{2048}{2048} \right) = -V_{REF}$

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

MAX5306/MAX5307




Figure 5. Daisy-Chaining MAX5306s




Figure 6. Multiple MAX5306s or MAX5307s Sharing a Common DIN Line





Figure 7. Bipolar Output Circuit

Chip Information

TRANSISTOR COUNT: 19,000
PROCESS TECHNOLOGY: BiCMOS

Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Simplified Block Diagram



Low-Power, Low-Glitch, Octal 12-Bit Voltage-Output DACs with Serial Interface

Package Information

MAX5306/MAX5307

NOTES

1. DIMENSIONS D AND E DO NOT INCLUDE FLASH
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm PER SIDE
3. CONTROLLING DIMENSION: MILLIMETER
4. MEETS JEDEC OUTLINE MO-153. SEE JEDEC VARIATIONS TABLE
5. "N" REFERS TO NUMBER OF LEADS
6. LEAD COPLANARITY 0.10 MM MAX.
7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY
8. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY
9. BENT LEAD 0.10 MM MAX.

-DRAWING NOT TO SCALE-

S ₁ S ₂ S ₃ S ₄ S ₅ S ₆ S ₇ S ₈ S ₉ S ₁₀ S ₁₁ S ₁₂ S ₁₃ S ₁₄ S ₁₅ S ₁₆ S ₁₇ S ₁₈ S ₁₉ S ₂₀ S ₂₁ S ₂₂ S ₂₃ S ₂₄ S ₂₅ S ₂₆ S ₂₇ S ₂₈ S ₂₉ S ₃₀ S ₃₁ S ₃₂ S ₃₃ S ₃₄ S ₃₅ S ₃₆ S ₃₇ S ₃₈ S ₃₉ S ₄₀ S ₄₁ S ₄₂ S ₄₃ S ₄₄ S ₄₅ S ₄₆ S ₄₇ S ₄₈ S ₄₉ S ₅₀ S ₅₁ S ₅₂ S ₅₃ S ₅₄ S ₅₅ S ₅₆ S ₅₇ S ₅₈ S ₅₉ S ₆₀ S ₆₁ S ₆₂ S ₆₃ S ₆₄ S ₆₅ S ₆₆ S ₆₇ S ₆₈ S ₆₉ S ₇₀ S ₇₁ S ₇₂ S ₇₃ S ₇₄ S ₇₅ S ₇₆ S ₇₇ S ₇₈ S ₇₉ S ₈₀ S ₈₁ S ₈₂ S ₈₃ S ₈₄ S ₈₅ S ₈₆ S ₈₇ S ₈₈ S ₈₉ S ₉₀ S ₉₁ S ₉₂ S ₉₃ S ₉₄ S ₉₅ S ₉₆ S ₉₇ S ₉₈ S ₉₉ S ₁₀₀ S ₁₀₁ S ₁₀₂ S ₁₀₃ S ₁₀₄ S ₁₀₅ S ₁₀₆ S ₁₀₇ S ₁₀₈ S ₁₀₉ S ₁₁₀ S ₁₁₁ S ₁₁₂ S ₁₁₃ S ₁₁₄ S ₁₁₅ S ₁₁₆ S ₁₁₇ S ₁₁₈ S ₁₁₉ S ₁₂₀ S ₁₂₁ S ₁₂₂ S ₁₂₃ S ₁₂₄ S ₁₂₅ S ₁₂₆ S ₁₂₇ S ₁₂₈ S ₁₂₉ S ₁₃₀ S ₁₃₁ S ₁₃₂ S ₁₃₃ S ₁₃₄ S ₁₃₅ S ₁₃₆ S ₁₃₇ S ₁₃₈ S ₁₃₉ S ₁₄₀ S ₁₄₁ S ₁₄₂ S ₁₄₃ S ₁₄₄ S ₁₄₅ S ₁₄₆ S ₁₄₇ S ₁₄₈ S ₁₄₉ S ₁₅₀ S ₁₅₁ S ₁₅₂ S ₁₅₃ S ₁₅₄ S ₁₅₅ S ₁₅₆ S ₁₅₇ S ₁₅₈ S ₁₅₉ S ₁₆₀ S ₁₆₁ S ₁₆₂ S ₁₆₃ S ₁₆₄ S ₁₆₅ S ₁₆₆ S ₁₆₇ S ₁₆₈ S ₁₆₉ S ₁₇₀ S ₁₇₁ S ₁₇₂ S ₁₇₃ S ₁₇₄ S ₁₇₅ S ₁₇₆ S ₁₇₇ S ₁₇₈ S ₁₇₉ S ₁₈₀ S ₁₈₁ S ₁₈₂ S ₁₈₃ S ₁₈₄ S ₁₈₅ S ₁₈₆ S ₁₈₇ S ₁₈₈ S ₁₈₉ S ₁₉₀ S ₁₉₁ S ₁₉₂ S ₁₉₃ S ₁₉₄ S ₁₉₅ S ₁₉₆ S ₁₉₇ S ₁₉₈ S ₁₉₉ S ₂₀₀ S ₂₀₁ S ₂₀₂ S ₂₀₃ S ₂₀₄ S ₂₀₅ S ₂₀₆ S ₂₀₇ S ₂₀₈ S ₂₀₉ S ₂₁₀ S ₂₁₁ S ₂₁₂ S ₂₁₃ S ₂₁₄ S ₂₁₅ S ₂₁₆ S ₂₁₇ S ₂₁₈ S ₂₁₉ S ₂₂₀ S ₂₂₁ S ₂₂₂ S ₂₂₃ S ₂₂₄ S ₂₂₅ S ₂₂₆ S ₂₂₇ S ₂₂₈ S ₂₂₉ S ₂₃₀ S ₂₃₁ S ₂₃₂ S ₂₃₃ S ₂₃₄ S ₂₃₅ S ₂₃₆ S ₂₃₇ S ₂₃₈ S ₂₃₉ S ₂₄₀ S ₂₄₁ S ₂₄₂ S ₂₄₃ S ₂₄₄ S ₂₄₅ S ₂₄₆ S ₂₄₇ S ₂₄₈ S ₂₄₉ S ₂₅₀ S ₂₅₁ S ₂₅₂ S ₂₅₃ S ₂₅₄ S ₂₅₅ S ₂₅₆ S ₂₅₇ S ₂₅₈ S ₂₅₉ S ₂₆₀ S ₂₆₁ S ₂₆₂ S ₂₆₃ S ₂₆₄ S ₂₆₅ S ₂₆₆ S ₂₆₇ S ₂₆₈ S ₂₆₉ S ₂₇₀ S ₂₇₁ S ₂₇₂ S ₂₇₃ S ₂₇₄ S ₂₇₅ S ₂₇₆ S ₂₇₇ S ₂₇₈ S ₂₇₉ S ₂₈₀ S ₂₈₁ S ₂₈₂ S ₂₈₃ S ₂₈₄ S ₂₈₅ S ₂₈₆ S ₂₈₇ S ₂₈₈ S ₂₈₉ S ₂₉₀ S ₂₉₁ S ₂₉₂ S ₂₉₃ S ₂₉₄ S ₂₉₅ S ₂₉₆ S ₂₉₇ S ₂₉₈ S ₂₉₉ S ₃₀₀ S ₃₀₁ S ₃₀₂ S ₃₀₃ S ₃₀₄ S ₃₀₅ S ₃₀₆ S ₃₀₇ S ₃₀₈ S ₃₀₉ S ₃₁₀ S ₃₁₁ S ₃₁₂ S ₃₁₃ S ₃₁₄ S ₃₁₅ S ₃₁₆ S ₃₁₇ S ₃₁₈ S ₃₁₉ S ₃₂₀ S ₃₂₁ S ₃₂₂ S ₃₂₃ S ₃₂₄ S ₃₂₅ S ₃₂₆ S ₃₂₇ S ₃₂₈ S ₃₂₉ S ₃₃₀ S ₃₃₁ S ₃₃₂ S ₃₃₃ S ₃₃₄ S ₃₃₅ S ₃₃₆ S ₃₃₇ S ₃₃₈ S ₃₃₉ S ₃₄₀ S ₃₄₁ S ₃₄₂ S ₃₄₃ S ₃₄₄ S ₃₄₅ S ₃₄₆ S ₃₄₇ S ₃₄₈ S ₃₄₉ S ₃₅₀ S ₃₅₁ S ₃₅₂ S ₃₅₃ S ₃₅₄ S ₃₅₅ S ₃₅₆ S ₃₅₇ S ₃₅₈ S ₃₅₉ S ₃₆₀ S ₃₆₁ S ₃₆₂ S ₃₆₃ S ₃₆₄ S ₃₆₅ S ₃₆₆ S ₃₆₇ S ₃₆₈ S ₃₆₉ S ₃₇₀ S ₃₇₁ S ₃₇₂ S ₃₇₃ S ₃₇₄ S ₃₇₅ S ₃₇₆ S ₃₇₇ S ₃₇₈ S ₃₇₉ S ₃₈₀ S ₃₈₁ S ₃₈₂ S ₃₈₃ S ₃₈₄ S ₃₈₅ S ₃₈₆ S ₃₈₇ S ₃₈₈ S ₃₈₉ S ₃₉₀ S ₃₉₁ S ₃₉₂ S ₃₉₃ S ₃₉₄ S ₃₉₅ S ₃₉₆ S ₃₉₇ S ₃₉₈ S ₃₉₉ S ₄₀₀ S ₄₀₁ S ₄₀₂ S ₄₀₃ S ₄₀₄ S ₄₀₅ S ₄₀₆ S ₄₀₇ S ₄₀₈ S ₄₀₉ S ₄₁₀ S ₄₁₁ S ₄₁₂ S ₄₁₃ S ₄₁₄ S ₄₁₅ S ₄₁₆ S ₄₁₇ S ₄₁₈ S ₄₁₉ S ₄₂₀ S ₄₂₁ S ₄₂₂ S ₄₂₃ S ₄₂₄ S ₄₂₅ S ₄₂₆ S ₄₂₇ S ₄₂₈ S ₄₂₉ S ₄₃₀ S ₄₃₁ S ₄₃₂ S ₄₃₃ S ₄₃₄ S ₄₃₅ S ₄₃₆ S ₄₃₇ S ₄₃₈ S ₄₃₉ S ₄₄₀ S ₄₄₁ S ₄₄₂ S ₄₄₃ S ₄₄₄ S ₄₄₅ S ₄₄₆ S ₄₄₇ S ₄₄₈ S ₄₄₉ S ₄₅₀ S ₄₅₁ S ₄₅₂ S ₄₅₃ S ₄₅₄ S ₄₅₅ S ₄₅₆ S ₄₅₇ S ₄₅₈ S ₄₅₉ S ₄₆₀ S ₄₆₁ S ₄₆₂ S ₄₆₃ S ₄₆₄ S ₄₆₅ S ₄₆₆ S ₄₆₇ S ₄₆₈ S ₄₆₉ S ₄₇₀ S ₄₇₁ S ₄₇₂ S ₄₇₃ S ₄₇₄ S ₄₇₅ S ₄₇₆ S ₄₇₇ S ₄₇₈ S ₄₇₉ S ₄₈₀ S ₄₈₁ S ₄₈₂ S ₄₈₃ S ₄₈₄ S ₄₈₅ S ₄₈₆ S ₄₈₇ S ₄₈₈ S ₄₈₉ S ₄₉₀ S ₄₉₁ S ₄₉₂ S ₄₉₃ S ₄₉₄ S ₄₉₅ S ₄₉₆ S ₄₉₇ S ₄₉₈ S ₄₉₉ S ₅₀₀ S ₅₀₁ S ₅₀₂ S ₅₀₃ S ₅₀₄ S ₅₀₅ S ₅₀₆ S ₅₀₇ S ₅₀₈ S ₅₀₉ S ₅₁₀ S ₅₁₁ S ₅₁₂ S ₅₁₃ S ₅₁₄ S ₅₁₅ S ₅₁₆ S ₅₁₇ S ₅₁₈ S ₅₁₉ S ₅₂₀ S ₅₂₁ S ₅₂₂ S ₅₂₃ S ₅₂₄ S ₅₂₅ S ₅₂₆ S ₅₂₇ S ₅₂₈ S ₅₂₉ S ₅₃₀ S ₅₃₁ S ₅₃₂ S ₅₃₃ S ₅₃₄ S ₅₃₅ S ₅₃₆ S ₅₃₇ S ₅₃₈ S ₅₃₉ S ₅₄₀ S ₅₄₁ S ₅₄₂ S ₅₄₃ S ₅₄₄ S ₅₄₅ S ₅₄₆ S ₅₄₇ S ₅₄₈ S ₅₄₉ S ₅₅₀ S ₅₅₁ S ₅₅₂ S ₅₅₃ S ₅₅₄ S ₅₅₅ S ₅₅₆ S ₅₅₇ S ₅₅₈ S ₅₅₉ S ₅₆₀ S ₅₆₁ S ₅₆₂ S ₅₆₃ S ₅₆₄ S ₅₆₅ S ₅₆₆ S ₅₆₇ S ₅₆₈ S ₅₆₉ S ₅₇₀ S ₅₇₁ S ₅₇₂ S ₅₇₃ S ₅₇₄ S ₅₇₅ S ₅₇₆ S ₅₇₇ S ₅₇₈ S ₅₇₉ S ₅₈₀ S ₅₈₁ S ₅₈₂ S ₅₈₃ S ₅₈₄ S ₅₈₅ S ₅₈₆ S ₅₈₇ S ₅₈₈ S ₅₈₉ S ₅₉₀ S ₅₉₁ S ₅₉₂ S ₅₉₃ S ₅₉₄ S ₅₉₅ S ₅₉₆ S ₅₉₇ S ₅₉₈ S ₅₉₉ S ₆₀₀ S ₆₀₁ S ₆₀₂ S ₆₀₃ S ₆₀₄ S ₆₀₅ S ₆₀₆ S ₆₀₇ S ₆₀₈ S ₆₀₉ S ₆₁₀ S ₆₁₁ S ₆₁₂ S ₆₁₃ S ₆₁₄ S ₆₁₅ S ₆₁₆ S ₆₁₇ S ₆₁₈ S ₆₁₉ S ₆₂₀ S ₆₂₁ S ₆₂₂ S ₆₂₃ S ₆₂₄ S ₆₂₅ S ₆₂₆ S ₆₂₇ S ₆₂₈ S ₆₂₉ S ₆₃₀ S ₆₃₁ S ₆₃₂ S ₆₃₃ S ₆₃₄ S ₆₃₅ S ₆₃₆ S ₆₃₇ S ₆₃₈ S ₆₃₉ S ₆₄₀ S ₆₄₁ S ₆₄₂ S ₆₄₃ S ₆₄₄ S ₆₄₅ S ₆₄₆ S ₆₄₇ S ₆₄₈ S ₆₄₉ S ₆₅₀ S ₆₅₁ S ₆₅₂ S ₆₅₃ S ₆₅₄ S ₆₅₅ S ₆₅₆ S ₆₅₇ S ₆₅₈ S ₆₅₉ S ₆₆₀ S ₆₆₁ S ₆₆₂ S ₆₆₃ S ₆₆₄ S ₆₆₅ S ₆₆₆ S ₆₆₇ S ₆₆₈ S ₆₆₉ S ₆₇₀ S ₆₇₁ S ₆₇₂ S ₆₇₃ S ₆₇₄ S ₆₇₅ S ₆₇₆ S ₆₇₇ S ₆₇₈ S ₆₇₉ S ₆₈₀ S ₆₈₁ S ₆₈₂ S ₆₈₃ S ₆₈₄ S ₆₈₅ S ₆₈₆ S ₆₈₇ S ₆₈₈ S ₆₈₉ S ₆₉₀ S ₆₉₁ S ₆₉₂ S ₆₉₃ S ₆₉₄ S ₆₉₅ S ₆₉₆ S ₆₉₇ S ₆₉₈ S ₆₉₉ S ₇₀₀ S ₇₀₁ S ₇₀₂ S ₇₀₃ S ₇₀₄ S ₇₀₅ S ₇₀₆ S ₇₀₇ S ₇₀₈ S ₇₀₉ S ₇₁₀ S ₇₁₁ S ₇₁₂ S ₇₁₃ S ₇₁₄ S ₇₁₅ S ₇₁₆ S ₇₁₇ S ₇₁₈ S ₇₁₉ S ₇₂₀ S ₇₂₁ S ₇₂₂ S ₇₂₃ S ₇₂₄ S ₇₂₅ S ₇₂₆ S ₇₂₇ S ₇₂₈ S ₇₂₉ S ₇₃₀ S ₇₃₁ S ₇₃₂ S ₇₃₃ S ₇₃₄ S ₇₃₅ S ₇₃₆ S ₇₃₇ S ₇₃₈ S ₇₃₉ S ₇₄₀ S ₇₄₁ S ₇₄₂ S ₇₄₃ S ₇₄₄ S ₇₄₅ S ₇₄₆ S ₇₄₇ S ₇₄₈ S ₇₄₉ S ₇₅₀ S ₇₅₁ S ₇₅₂ S ₇₅₃ S ₇₅₄ S ₇₅₅ S ₇₅₆ S ₇₅₇ S ₇₅₈ S ₇₅₉ S ₇₆₀ S ₇₆₁ S ₇₆₂ S ₇₆₃ S ₇₆₄ S ₇₆₅ S ₇₆₆ S ₇₆₇ S ₇₆₈ S ₇₆₉ S ₇₇₀ S ₇₇₁ S ₇₇₂ S ₇₇₃ S ₇₇₄ S ₇₇₅ S ₇₇₆ S ₇₇₇ S ₇₇₈ S ₇₇₉ S ₇₈₀ S ₇₈₁ S ₇₈₂ S ₇₈₃ S ₇₈₄ S ₇₈₅ S ₇₈₆ S ₇₈₇ S ₇₈₈ S ₇₈₉ S ₇₉₀ S ₇₉₁ S ₇₉₂ S ₇₉₃ S ₇₉₄ S ₇₉₅ S ₇₉₆ S ₇₉₇ S ₇₉₈ S ₇₉₉ S ₈₀₀ S ₈₀₁ S ₈₀₂ S ₈₀₃ S ₈₀₄ S ₈₀₅ S ₈₀₆ S ₈₀₇ S ₈₀₈ S ₈₀₉ S ₈₁₀ S ₈₁₁ S ₈₁₂ S ₈₁₃ S ₈₁₄ S ₈₁₅ S ₈₁₆ S ₈₁₇ S ₈₁₈ S ₈₁₉ S ₈₂₀ S ₈₂₁ S ₈₂₂ S ₈₂₃ S ₈₂₄ S ₈₂₅ S ₈₂₆ S ₈₂₇ S ₈₂₈ S ₈₂₉ S ₈₃₀ S ₈₃₁ S ₈₃₂ S ₈₃₃ S ₈₃₄ S ₈₃₅ S ₈₃₆ S ₈₃₇ S ₈₃₈ S ₈₃₉ S ₈₄₀ S ₈₄₁ S ₈₄₂ S ₈₄₃ S ₈₄₄ S ₈₄₅ S ₈₄₆ S ₈₄₇ S ₈₄₈ S ₈₄₉ S ₈₅₀ S ₈₅₁ S ₈₅₂ S ₈₅₃ S ₈₅₄ S ₈₅₅ S ₈₅₆ S ₈₅₇ S ₈₅₈ S ₈₅₉ S ₈₆₀ S ₈₆₁ S ₈₆₂ S ₈₆₃ S ₈₆₄ S ₈₆₅ S ₈₆₆ S ₈₆₇ S ₈₆₈ S ₈₆₉ S ₈₇₀ S ₈₇₁ S ₈₇₂ S ₈₇₃ S ₈₇₄ S ₈₇₅ S ₈₇₆ S ₈₇₇ S ₈₇₈ S ₈₇₉ S ₈₈₀ S ₈₈₁ S ₈₈₂ S ₈₈₃ S ₈₈₄ S ₈₈₅ S ₈₈₆ S ₈₈₇ S ₈₈₈ S ₈₈₉ S ₈₉₀ S ₈₉₁ S ₈₉₂ S ₈₉₃ S ₈₉₄ S ₈₉₅ S ₈₉₆ S ₈₉₇ S ₈₉₈ S ₈₉₉ S ₉₀₀ S ₉₀₁ S ₉₀₂ S ₉₀₃ S ₉₀₄ S ₉₀₅ S ₉₀₆ S ₉₀₇ S ₉₀₈ S ₉₀₉ S ₉₁₀ S ₉₁₁ S ₉₁₂ S ₉₁₃ S ₉₁₄ S ₉₁₅ S ₉₁₆ S ₉₁₇ S ₉₁₈ S ₉₁₉ S ₉₂₀
--