



Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

General Description

The MAX5236/MAX5237 precision, dual, voltage-output, 10-bit digital-to-analog converters (DACs) consume only 360 μ A from a single 5V (MAX5237) or 325 μ A from a single 3V (MAX5236) supply. These devices feature output buffers that swing Rail-to-Rail®. The internal gain amplifiers (1.6384V/V) maximize the dynamic range of the DAC output.

The MAX5236/MAX5237 feature 13.5MHz a 3-wire serial interface compatible with SPI™/QSPI™ and MICROWIRE™. Each DAC input is organized as an input register followed by a DAC register. A 16-bit shift register loads data into the input registers. Input registers update the DAC registers independently or simultaneously. In addition, programmable control bits allow power-down with 1k Ω or 200k Ω internal loads.

The MAX5236/MAX5237 are fully specified over the extended industrial temperature range (-40°C to +85°C) and are available in space-saving 10-pin μ MAX packages.

Applications

Industrial Process Controls
Automatic Test Equipment
Digital Offset and Gain Adjustment
Motion Control
 μ P-Controlled Systems


Features

- ◆ Guaranteed 1/2LSB INL (max)
- ◆ Low Supply Current
325 μ A (Normal Operation)
0.4 μ A (Full Power-Down Mode)
- ◆ Single-Supply Operation
3V (MAX5236)
5V (MAX5237)
- ◆ Space-Saving 10-Pin μ MAX Package
- ◆ Output Buffers Swing Rail-to-Rail
- ◆ Power-On Reset Clears Registers and DACs to Zero
- ◆ Programmable Shutdown Modes with 1k Ω or 200k Ω Internal Loads
- ◆ Resets to Zero
- ◆ 13.5MHz SPI/QSPI/MICROWIRE-Compatible, 3-Wire Serial Interface
- ◆ Buffered Output Drives 5k Ω || 100pF

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	INL (LSB)
MAX5236EUB	-40°C to +85°C	10 μ MAX	± 0.5
MAX5237EUB	-40°C to +85°C	10 μ MAX	± 0.5

Pin Configuration



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.
SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.



Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

ABSOLUTE MAXIMUM RATINGS

V_{DD} to GND-0.3V to +6V
 Digital Inputs to GND-0.3V to +6V
 REF₋, OUT₋ to GND-0.3V to (V_{DD} + 0.3V)
 Maximum Current into Any Pin.....50mA
 Continuous Power Dissipation (T_A = +70°C)
 10-Pin μ MAX (derate 5.60mW/°C above +70°C)444mW

Operating Temperature Range-40°C to +85°C
 Storage Temperature Range-65°C to +150°C
 Lead Temperature Range (soldering, 10s).....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX5237

(V_{DD} = +4.5V to +5.5V, GND = 0, V_{REFA} = V_{REFB} = +2.5V, R_L = 5k Ω , C_L = 100pF, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution	N		10			Bits
Integral Nonlinearity	INL	(Note 1)			± 0.5	LSB
Differential Nonlinearity	DNL				± 1	LSB
Offset Error	V _{OS}	(Note 2)			± 5	mV
Gain Error					± 3	LSB
Full-Scale Voltage	V _{FS}	Code = 3FF hex, T _A = +25°C (Note 3)	4.084	4.092	± 4.100	V
Full-Scale Temperature Coefficient	TCV _{FS}	Normalized to 4.095V		2		ppm/°C
Offset Temperature Coefficient	TCV _{OS}			± 8		μ V/°C
Power-Supply Rejection	PSR	4.5V \leq V _{DD} \leq 5.5V		15	200	μ V
DC Crosstalk		(Note 4)			100	μ V
REFERENCE INPUT						
Reference Input Range	V _{REF}	(Note 5)	0.25		2.60	V
Reference Input Resistance	R _{REF}	Minimum with code 155 hex and 2AA hex	28	37		k Ω
Reference Current in Shutdown	I _{REF}				± 1	μ A
MULTIPLYING MODE PERFORMANCE						
Reference -3dB Bandwidth, Slew-Rate Limited		Input code = 3FF hex, V _{REF-} = 0.5V _{P-P} + 1.5V _{DC}		350		kHz
Reference Feedthrough		Input code = 000 hex, V _{REF-} = 3.6V _{P-P} + 1.8V _{DC} , f = 1kHz		-80		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 3FF hex, V _{REF-} = 2V _{P-P} + 1.5V _{DC} , f = 10kHz		79		dB

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

MAX5236/MAX5237

ELECTRICAL CHARACTERISTICS—MAX5237 (continued)

($V_{DD} = +4.5V$ to $+5.5V$, $GND = 0$, $V_{REFA} = V_{REFB} = +2.5V$, $R_L = 5k\Omega$, $C_L = 100pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUT						
Input High Voltage	V_{IH}		$0.7 \times V_{DD}$			V
Input Low Voltage	V_{IL}			$0.3 \times V_{DD}$		V
Input Hysteresis	V_{HYS}		200			mV
Input Leakage Current		Digital inputs = 0 or V_{DD}		± 1		μA
Input Capacitance			8			pF
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR			0.6		V/ μs
Voltage-Output Settling Time		To $\pm 0.5LSB$, $V_{STEP} = \pm 4V$, $0.25V \leq V_{OUT} \leq (V_{DD} - 0.25V)$		10		μs
Output-Voltage Swing		(Note 6)		0 to V_{DD}		V
Time Required for Output to Settle After Turning on V_{DD}		(Note 7)		70		μs
Time Required for Output to Settle After Exiting Full Power-Down		(Note 7)		70		μs
Time Required for Output to Settle After Exiting DAC Power-Down		(Note 7)		60		μs
Digital Feedthrough		$\overline{CS} = V_{DD}$, $f_{SCLK} = 100kHz$, $V_{SCLK} = 5V_{P-P}$		5		nV-s
Major Carry Glitch Energy				40		nV-s
POWER SUPPLIES						
Power-Supply Voltage	V_{DD}		4.5		5.5	V
Power-Supply Current	I_{DD}	(Note 8)		360	450	μA
Power-Supply Current in Power-Down and Shutdown Modes	I_{SHDN}	Full power-down mode		1	5	μA
		One DAC shutdown mode		190	215	
		Both DACs shutdown mode		26	42	

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

ELECTRICAL CHARACTERISTICS—MAX5236

($V_{DD} = +2.7V$ to $+3.6V$, $GND = 0$, $V_{REFA} = V_{REFB} = +1.25V$, $R_L = 5k\Omega$, $C_L = 100pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution	N		10			Bits
Integral Nonlinearity	INL	(Note 1)			± 0.5	LSB
Differential Nonlinearity	DNL				± 1	LSB
Offset Error	V_{OS}	(Note 2)			± 5	mV
Gain Error	GE				± 6	LSB
Full-Scale Voltage	V_{FS}	Code = FFF hex, $T_A = +25^\circ C$ (Note 3)	2.039	2.046	2.053	V
Full-Scale Temperature Coefficient	TCV_{FS}	Normalized to 2.0475V		4		ppm/ $^\circ C$
Offset Temperature Coefficient	TCV_{OS}			± 8		$\mu V/^\circ C$
Power-Supply Rejection	PSR	$2.7V \leq V_{DD} \leq 3.6V$		18	280	μV
DC Crosstalk		(Note 4)			100	μV
REFERENCE INPUT						
Reference Input Range	V_{REF}	(Note 5)	0.25		1.50	V
Reference Input Resistance	R_{REF}	Minimum with code 155 hex and 2AA hex	28	37		$k\Omega$
Reference Current in Shutdown	I_{REF}				± 1	μA
MULTIPLYING MODE PERFORMANCE						
Reference -3dB Bandwidth, Slew-Rate Limited		Input code = 3FF hex, $V_{REF-} = 0.5V_{P-P} + 0.75V_{DC}$		350		kHz
Reference Feedthrough		Input code = 000 hex, $V_{REF-} = 1.6V_{P-P} + 0.8V_{DC}$, $f = 1kHz$		-80		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 3FF hex, $V_{REF-} = 0.6V_{P-P} + 0.9V_{DC}$, $f = 10kHz$		79		dB
DIGITAL INPUTS						
Input High Voltage	V_{IH}		$0.7 \times V_{DD}$			V
Input Low Voltage	V_{IL}			$0.3 \times V_{DD}$		V
Input Hysteresis	V_{HYS}			200		mV
Input Leakage Current		Digital inputs = 0 or V_{DD}		± 1		μA
Input Capacitance				8		pF
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR			0.6		V/ μs
Voltage-Output Settling Time		To $\pm 0.5LSB$, $V_{STEP} = \pm 2V$, $0.25V \leq V_{OUT} \leq (V_{DD} - 0.25V)$		10		μs
Output-Voltage Swing		(Note 6)		0 to V_{DD}		V

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

MAX5236/MAX5237

ELECTRICAL CHARACTERISTICS—MAX5236 (continued)

($V_{DD} = +2.7V$ to $+3.6V$, $GND = 0$, $V_{REFA} = V_{REFB} = +1.25V$, $R_L = 5k\Omega$, $C_L = 100pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time Required for Output to Settle After Turning on V_{DD}		(Note 7)			60	μs
Time Required for Output to Settle After Exiting Full Power-Down		(Note 7)			60	μs
Time Required for Output to Settle After Exiting DAC Power-Down		(Note 7)			50	μs
Digital Feedthrough		$\overline{CS} = V_{DD}$, $f_{SCLK} = 100kHz$, $V_{SCLK} = 3V_{P-P}$		5		nV-s
Major Carry Glitch Energy				115		nV-s
POWER SUPPLIES						
Power-Supply Voltage	V_{DD}		2.7		3.6	V
Power-Supply Current	I_{DD}	(Note 8)		325	430	μA
Power-Supply Current in Power-Down and Shutdown Modes	I_{SHDN}	Full power-down mode		0.4	5	μA
		One DAC shutdown mode		175	200	
		Both DACs shutdown mode		25	40	

TIMING CHARACTERISTICS—MAX5237 (FIGURES 1 AND 2)

($V_{DD} = +4.5V$ to $+5.5V$, $GND = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	t_{CP}		74			ns
SCLK Pulse Width High	t_{CH}		30			ns
SCLK Pulse Width Low	t_{CL}		30			ns
\overline{CS} Fall to SCLK Rise Setup Time	t_{CSS}		30			ns
SCLK Rise to \overline{CS} Rise Hold Time	t_{CSH}		0			ns
DIN Setup Time	t_{DS}		30			ns
DIN Hold Time	t_{DH}		0			ns
SCLK Rise to \overline{CS} Fall Delay	t_{CS0}		10			ns
\overline{CS} Rise to SCLK Rise Hold Time	t_{CS1}		30			ns
\overline{CS} Pulse Width High	t_{CSW}		75			ns
\overline{LDAC} Pulse Width Low	t_{LDL}		30			ns
\overline{CS} Rise to \overline{LDAC} Rise Hold Time	t_{CSLD}	(Note 9)	40			ns

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

TIMING CHARACTERISTICS—MAX5236 (FIGURES 1 AND 2)

($V_{DD} = +2.7V$ to $+3.6V$, $GND = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	t_{CP}		74			ns
SCLK Pulse Width High	t_{CH}		30			ns
SCLK Pulse Width Low	t_{CL}		30			ns
\overline{CS} Fall to SCLK Rise Setup Time	t_{CSS}		30			ns
SCLK Rise to \overline{CS} Rise Hold Time	t_{CSH}		0			ns
DIN Setup Time	t_{DS}		30			ns
DIN Hold Time	t_{DH}		0			ns
SCLK Rise to \overline{CS} Fall Delay	t_{CS0}		10			ns
\overline{CS} Rise to SCLK Rise Hold Time	t_{CS1}		30			ns
\overline{CS} Pulse Width High	t_{CSW}		75			ns
LDAC Pulse Width Low	t_{LDL}		30			ns
\overline{CS} Rise to LDAC Rise Hold Time	t_{CSLD}	(Note 9)	75			ns

Note 1: Accuracy is guaranteed in the following way:

V_{DD}	$V_{REF_}$	ACCURACY GUARANTEED FROM CODE	TO CODE
3	1.250	6	1023
5	2.500	3	1023

Note 2: Offset is measured at the code closest to 12mV.

Note 3: Gain from $V_{REF_}$ to $V_{OUT_}$ is typically $1.638 \times \text{CODE}/1024$.

Note 4: DC crosstalk is measured as follows: set DAC A to midscale, and DAC B to zero, and measure DAC A output; then change DAC B to full scale and measure ΔV_{OUT} for DAC A. Repeat the same measurement with DAC A and DAC B interchanged. DC crosstalk is the maximum ΔV_{OUT} measured.

Note 5: The DAC output voltage is derived by gaining up V_{REF} by $1.638 \times \text{CODE}/1024$. This gain factor may cause V_{OUT} to try to exceed the supplies. The maximum value of V_{REF} in the reference input range spec prevents this from happening at full scale. The minimum V_{REF} value of 0.25V is determined by linearity constraints, not DAC functionality.

Note 6: Accuracy is better than 1LSB for $V_{OUT} = 12mV$ to $V_{DD} - 180mV$.

Note 7: Guaranteed by design. Not production tested.










Note 8: $R_{LOAD} = \infty$ and digital inputs are at either V_{DD} or GND . V_{OUT} = full-scale output voltage.

Note 9: This timing requirement applies only to \overline{CS} rising edges, which execute commands modifying the DAC input register contents.

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Typical Operating Characteristics

($V_{DD} = +5V$ (MAX5237) $V_{DD} = +3V$ (MAX5236), $R_L = 5k\Omega$, $C_L = 100pF$, $V_{REF} = +1.25V$ (MAX5236), $V_{REF} = +2.5V$ (MAX5237), $C_{REF} = 0.1\mu F$ ceramic || $2.2\mu F$ electrolytic, both DACs on, $V_{OUT} =$ full scale, $T_A = +25^\circ C$, unless otherwise noted.)




MAX5236/MAX5237

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs


Typical Operating Characteristics (continued)

($V_{DD} = +5V$ (MAX5237) $V_{DD} = +3V$ (MAX5236), $R_L = 5k\Omega$, $C_L = 100pF$, $V_{REF} = +1.25V$ (MAX5236), $V_{REF} = +2.5V$ (MAX5237), $C_{REF} = 0.1\mu F$ ceramic || $2.2\mu F$ electrolytic, both DACs on, $V_{OUT} =$ full scale, $T_A = +25^\circ C$, unless otherwise noted.)


MAX5236
BOTH DACs SHUTDOWN
SUPPLY CURRENT vs. TEMPERATURE




MAX5236
ONE DAC SHUTDOWN SUPPLY CURRENT
vs. TEMPERATURE




MAX5237
FULL POWER-DOWN SUPPLY CURRENT
vs. TEMPERATURE




MAX5237
BOTH DACs SHUTDOWN
SUPPLY CURRENT vs. TEMPERATURE




MAX5237
ONE DAC SHUTDOWN SUPPLY CURRENT
vs. TEMPERATURE




MAX5236
FULL-SCALE OUTPUT vs. TEMPERATURE




MAX5237
FULL-SCALE OUTPUT vs. TEMPERATURE



MAX5236
FULL-SCALE ERROR vs. RESISTIVE LOAD



MAX5237
FULL-SCALE ERROR vs. RESISTIVE LOAD




Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Typical Operating Characteristics (continued)


($V_{DD} = +5V$ (MAX5237) $V_{DD} = +3V$ (MAX5236), $R_L = 5k\Omega$, $C_L = 100pF$, $V_{REF} = +1.25V$ (MAX5236), $V_{REF} = +2.5V$ (MAX5237), $C_{REF} = 0.1\mu F$ ceramic || $2.2\mu F$ electrolytic, both DACs on, $V_{OUT} =$ full scale, $T_A = +25^\circ C$, unless otherwise noted.)

MAX5236/MAX5237


MAX5236
DYNAMIC RESPONSE RISE TIME




MAX5237
DYNAMIC RESPONSE RISE TIME




MAX5236
DYNAMIC RESPONSE FALL TIME




MAX5237
DYNAMIC RESPONSE FALL TIME




MAX5236
CROSSTALK




MAX5237
CROSSTALK




MAX5236
DIGITAL FEEDTHROUGH



MAX5237
DIGITAL FEEDTHROUGH




MAX5236
MAJOR CARRY GLITCH



Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Typical Operating Characteristics (continued)

($V_{DD} = +5V$ (MAX5237) $V_{DD} = +3V$ (MAX5236), $R_L = 5k\Omega$, $C_L = 100pF$, $V_{REF} = +1.25V$ (MAX5236), $V_{REF} = +2.5V$ (MAX5237), $C_{REF} = 0.1\mu F$ ceramic || $2.2\mu F$ electrolytic, both DACs on, $V_{OUT} = \text{full scale}$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	OUTA	DAC A Output
2	REFA	Reference for DAC A
3	GND	Ground
4	\overline{LDAC}	Load DACs A and B
5	\overline{CS}	Chip Select Input
6	SCLK	Shift Register Serial Clock Input
7	DIN	Serial Data Input
8	V_{DD}	Positive Supply
9	REFB	Reference for DAC B
10	OUTB	DAC B Output

Detailed Description

The MAX5236/MAX5237 10-bit, voltage-output DACs are easily configured with a 3-wire SPI/QSPI/MICROWIRE serial interface. The devices include a 16-bit data-in/data-out shift register and have an input consisting of an input register and a DAC register. In addition, these devices employ precision trimmed internal resistors to produce a gain of 1.6384V/V, maximizing the output voltage swing, and a programmable shutdown output impedance of $1k\Omega$ or $200k\Omega$. The full-scale output voltage is 4.092V for the MAX5237 and 2.046V for the MAX5236. These devices produce a

weighted output voltage proportional to the digital input code with an inverted rail-to-rail ladder network (Figure 3).

External Reference

The reference inputs accept both AC and DC values with a voltage range extending from 0.25V to 2.6V for the MAX5237 and 0.25V to 1.5V for the MAX5236. For proper operation **do not** exceed the input voltage range limits. Determine the output voltage using the following equation:

$$V_{OUT_} = (V_{REF_} \times NB / 1024) \times 1.6384V/V$$

where NB is the numeric value of the DACs binary input code (0 to 1023), $V_{REF_}$ is the reference voltage, and 1.6384V/V is the gain of the internal output amplifier.

The code-dependent reference input impedance ranges from a minimum of $28k\Omega$ to several $G\Omega$ at code 0. The code-dependent reference input capacitance is typically 23pF.

Output Amplifier

The output amplifiers have internal resistors that provide for a gain of 1.6384V/V. These trimmed resistors minimize gain error. The output amplifiers have a typical slew rate of $0.6V/\mu s$ and settle to 1/2LSB within 10 μs (typ) with a load of $5k\Omega$ in parallel with 100pF. Use the serial interface to set the shutdown output impedance of the amplifiers to $1k\Omega$ or $200k\Omega$.

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs




Figure 1. Serial Interface Timing




Figure 2. Detailed Serial Interface Timing

Serial Interface

The 3-wire serial interface (SPI/ QSPI/ and MICROWIRE compatible) used in the MAX5236/MAX5237 allows for complete control of DAC operations (Figures 4 and 5). Figures 1 and 2 show the timing for the serial interface. The serial word consists of 3 control bits followed by 10 data bits (MSB first) and 3 sub-bits as described in Tables 1, 2, and 3. When the 3 control bits are all zero or all 1, D9–D6 are used as additional control bits, allowing for greater DAC functionality.

The digital inputs allow any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC register(s) simultane-

ously. The control bits and D9–D6 allow the DACs to operate independently.

Send the 16-bit data as one 16-bit word (QSPI) or two 8-bit packets (SPI and MICROWIRE), with \overline{CS} low during this period. The control bits and D9–D6 determine which registers update and the state of the registers when exiting shutdown. The 3-bit control and D9–D6 determine the following:

- Registers to be updated
- Selection of the power-down modes

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Table 1. Serial Data Format

MSB <----- 16 bits of serial data -----> LSB		
3 Control Bits	MSB.....10 Data Bits.....LSB	Sub-Bits
C2...C0	D9.....D0	S2.....S0

The general timing diagram of Figure 1 illustrates data acquisition. Driving \overline{CS} low enables the device to receive data. Otherwise the interface control circuitry is disabled. With \overline{CS} low, data at DIN is clocked into the register on the rising edge of SCLK. As \overline{CS} goes high, data is latched into the input and/or DAC registers, depending on the control bits and D9–D6. The maximum clock frequency guaranteed for proper operation is 13.5MHz. Figure 2 depicts a more detailed timing diagram of the serial interface.

Power-Down and Shutdown Modes

As described in Tables 2 and 3, several serial interface commands put one or both of the DACs into shutdown mode. Shutdown modes are completely independent for each DAC. In shutdown, the amplifier output becomes high impedance, and OUT_{-} terminates to GND through the 200k Ω (typ) gain resistors. Optionally (see Tables 2 and 3), OUT_{-} can have an additional termination of 1k Ω to GND.

Full power-down mode shuts down the main bias generator and both DACs. The shutdown impedance of the DAC outputs can still be controlled independently, as described in Tables 2 and 3.

A serial interface command exits shutdown mode and updates a DAC register. Each DAC can exit shutdown at the same time or independently (see Tables 2 and 3). For example, if both DACs are shut down, updating the DAC A register causes DAC A to power up, while DAC B remains shutdown. In full power-down mode, powering up either DAC also powers up the main bias generator. To change from full power-down to both DACs shutdown mode requires the waking of at least one DAC between states.

When powering up the MAX5236/MAX5237 (powering V_{DD}) allow 60 μ s (MAX5236) or 70 μ s (MAX5237) for the output to stabilize. When exiting full power-down mode, allow 60 μ s max (MAX5236) or 70 μ s max (MAX5237) for the output to stabilize. When exiting DAC shutdown mode allow 50 μ s max (MAX5236) or 60 μ s max (MAX5237) for the output to stabilize.

Load DAC Input (\overline{LDAC})

Asserting \overline{LDAC} asynchronously loads the DAC registers from their corresponding input registers (DACs that are shut down remain shut down). The \overline{LDAC} input is

totally asynchronous and does not require any activity on \overline{CS} , SCLK, or DIN in order to take effect. If \overline{LDAC} is asserted coincident with a rising edge of \overline{CS} , which executes a serial command modifying the value of either DAC input register, then \overline{LDAC} must remain asserted for at least 30ns following the \overline{CS} rising edge. This requirement applies only for serial commands that modify the value of the DAC input registers.

Applications Information

Definitions

Integral Nonlinearity (INL)

Integral nonlinearity (Figure 6a) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit (closest approximation to the actual transfer curve) or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every single step.

Differential Nonlinearity (DNL)

Differential nonlinearity (Figure 6b) is the difference between an actual step height and the ideal value of 1LSB. If the magnitude of the DNL is less than 1LSB, the DAC guarantees no missing codes and is monotonic.

Offset Error

The offset error (Figure 6c) is the difference between the ideal and the actual offset point. For a DAC, the offset point is the step value when the digital input is zero. This error affects all codes by the same amount and can usually be compensated for by trimming.

Gain Error

Gain error (Figure 6d) is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Settling Time

The settling time is the amount of time required from the start of a transition until the DAC output settles to its new output value within the converter's specified accuracy.

Digital Feedthrough

Digital feedthrough is noise generated on the DAC's output when any digital input transitions. Proper board layout and grounding significantly reduce this noise, but there is always some feedthrough caused by the DAC itself.

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Table 2. Serial Interface Programming Commands

16-BIT SERIAL WORD					FUNCTION
C2	C1	C0	D9.....D0	S2, S1, S0*	
0	0	1	10-bit DAC data	000	Load input register A; DAC registers are unchanged.
0	1	0	10-bit DAC data	000	Load input register A; all DAC registers are updated.
0	1	1	10-bit DAC data	000	Load all DAC registers from the shift register (start up both DACs with new data, and load the input registers).
1	0	0	X X X X X X X X X X	000	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
1	0	1	10-bit DAC data	000	Load input register B; DAC registers are unchanged.
1	1	0	10-bit DAC data	000	Load input register B; all DAC registers are updated.
1	1	1	P1A P1B X X X X X X X X	000	Power down both DACs respectively according to bits P1A and P1B (see Table 3). Internal bias remains active.
0	0	0	0 0 1 X X X X X X X	000	Update DAC register A from input register A (start up DAC A with data previously stored in input register A).
0	0	0	0 1 1 P1A P1B X X X X X	000	Full power-down. Power down the main bias generator and power down both DACs respectively according to bits P1A and P1B (see Table 3).
0	0	0	1 0 1 X X X X X X X	000	Update DAC register B from input register B (start up DAC B with data previously stored in input register B).
0	0	0	1 1 0 P1A X X X X X X	000	Power down DAC A according to bit P1A (see Table 3).
0	0	0	1 1 1 P1B X X X X X X	000	Power down DAC B according to bit P1B (see Table 3).

X = Don't care.

* = S2, S1, and S0 must be zero for proper operation.

Unipolar Output

Figure 7 shows the MAX5236/MAX5237 configured for unipolar, rail-to-rail operation with a gain of 1.6384V/V. The MAX5237 produces a 0 to 4.092V output with 2.5V reference, while the MAX5236 produces a range of 0 to 2.046V output with a 1.25V reference. Table 4 lists the unipolar output codes.

Bipolar Output

The MAX5236/MAX5237 can be configured for a bipolar output, as shown in Figure 8. The output voltage is given by the equation:

$$V_{OUT} = V_{REF} [((1.6348 \times NB) / 1024) - 1]$$

where NB represents the numeric value of the DAC's binary input code. Table 5 shows digital codes and the corresponding output voltage for Figure 8's circuit.

Using an AC Reference

In applications where the reference has an AC signal component, the MAX5236/MAX5237 have multiplying

Table 3. P1 Shutdown Modes

P1(A/B)	SHUTDOWN MODE
0	Shut down with internal 1kΩ load to GND
1	Shut down with internal 200kΩ load to GND

capabilities within the reference input voltage range specifications. Figure 9 shows a technique for applying a sinusoidal input to REF₋, where the AC signal is offset before being applied to the reference input.

Digital Calibration and Threshold Selection

Figure 10 shows the MAX5236/MAX5237 in a digital calibration application. With a bright light value applied to the photodiode (on), the DAC is digitally ramped until it trips the comparator. The microprocessor (μP) stores this "high" calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration. The μP then programs the DAC to set an output voltage at

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Table 4. Unipolar Code Table
(Gain = 1.6384)

DAC CONTENTS		ANALOG OUTPUT
MSB	LSB	
1111 1111 1	1 (000)	$+V_{REF} \left(\frac{1023}{1024} \right) \times 1.6384$
1000 0000 0	1 (000)	$+V_{REF} \left(\frac{513}{1024} \right) \times 1.6384$
1000 0000 0	0 (000)	$+V_{REF} \left(\frac{512}{1024} \right) \times 1.6384 = V_{REF}$
0111 1111 1	1 (000)	$+V_{REF} \left(\frac{511}{1024} \right) \times 1.6384$
0000 0000 01	(000)	$+V_{REF} \left(\frac{1}{1024} \right) \times 1.6384$
0000 0000 0	0 (000)	0V

Note: () are for the sub-bit.

Table 5. Bipolar Code Table

DAC CONTENTS		ANALOG OUTPUT
MSB	LSB	
1111 1111 1	1 (000)	$+V_{REF} \left(\frac{511}{512} \right)$
1000 0000 0	1 (000)	$+V_{REF} \left(\frac{1}{512} \right)$
1000 0000 0	0 (000)	0V
0111 1111 11	(000)	$-V_{REF} \left(\frac{1}{512} \right)$
0000 0000 01	(000)	$-V_{REF} \left(\frac{511}{512} \right)$
0000 0000 00	(000)	$-V_{REF} \left(\frac{512}{512} \right) = -V_{REF}$

Note: () are for the sub-bit.




Figure 3. Simplified DAC Circuit Diagram




Figure 4. SPI/QSPI Interface Connections




Figure 5. Connections for MICROWIRE

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

MAX5236/MAX5237




Figure 6a. Integral Nonlinearity




Figure 6b. Differential Nonlinearity




Figure 6c. Offset Error




Figure 6d. Gain Error

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs




Figure 7. Unipolar Output Circuit (Rail-to-Rail)




Figure 8. Bipolar Output Circuit




Figure 9. External Reference with AC Components




Figure 10. Digital Calibration

the midpoint of the two calibrated values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

Digital Control of Gain and Offset

The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference

for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 11).

Sharing a Common DIN Line

Several MAX5236/MAX5237s may share one common DIN signal line (Figure 12). In this configuration, the data bus is common to all devices; data is not shifted

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs




Figure 11. Digital Control of Gain and Offset




Figure 12. Multiple MAX5236/MAX5237 Sharing a Common DIN Line

through a daisy-chain. The SCLK and DIN lines are shared by all devices, but each IC needs its own dedicated CS line.

Power-Supply Considerations

On power-up, the input and DAC registers clear (set to zero code). Bypass the power supply with a 4.7μF capacitor in parallel with a 0.1μF capacitor to GND. Minimize lead lengths to reduce lead inductance.

Grounding and Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to the highest quality

ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane or star connect all ground return paths back to the MAX5236/MAX5237 GND. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.


Chip Information

TRANSISTOR COUNT: 4184

PROCESS: BiCMOS

Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs


Functional Diagram



Single-Supply 3V/5V, Voltage-Output, Dual, Precision 10-Bit DACs

Package Information

MAX5236/MAX5237



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 19