



DS1250Y/AB

4096k Nonvolatile SRAM

www.maxim-ic.com


FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Replaces 512k x 8 volatile static RAM, EEPROM or Flash memory
- Unlimited write cycles
- Low-power CMOS
- Read and write access times of 70ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full $\pm 10\%$ V_{CC} operating range (DS1250Y)
- Optional $\pm 5\%$ V_{CC} operating range (DS1250AB)
- Optional industrial temperature range of -40°C to $+85^{\circ}\text{C}$, designated IND
- JEDEC standard 32-pin DIP package
- PowerCap Module (PCM) package
 - Directly surface-mountable module
 - Replaceable snap-on PowerCap provides lithium backup battery
 - Standardized pinout for all nonvolatile SRAM products
 - Detachment feature on PCM allows easy removal using a regular screwdriver

PIN ASSIGNMENT

| | | | |
|-----|----|----|------------------|
| A18 | 1 | 32 | V_{CC} |
| A16 | 2 | 31 | A15 |
| A14 | 3 | 30 | $\overline{A17}$ |
| A12 | 4 | 29 | \overline{WE} |
| A7 | 5 | 28 | A13 |
| A6 | 6 | 27 | A8 |
| A5 | 7 | 26 | A9 |
| A4 | 8 | 25 | $\overline{A11}$ |
| A3 | 9 | 24 | \overline{OE} |
| A2 | 10 | 23 | $\overline{A10}$ |
| A1 | 11 | 22 | \overline{CE} |
| A0 | 12 | 21 | DQ7 |
| DQ0 | 13 | 20 | DQ6 |
| DQ1 | 14 | 19 | DQ5 |
| DQ2 | 15 | 18 | DQ4 |
| GND | 16 | 17 | DQ3 |

32-Pin ENCAPSULATED PACKAGE
740-mil EXTENDED



34-Pin POWERCAP MODULE (PCM)
(Use DS9034PC+ or DS9034PCI+ POWERCAP)

PIN DESCRIPTION

| | |
|-----------------|--------------------|
| A0 - A18 | - Address Inputs |
| DQ0 - DQ7 | - Data In/Data Out |
| \overline{CE} | - Chip Enable |
| \overline{WE} | - Write Enable |
| \overline{OE} | - Output Enable |
| V_{CC} | - Power (+5V) |
| GND | - Ground |
| NC | - No Connect |

DESCRIPTION

The DS1250 4096k Nonvolatile SRAMs are 4,194,304-bit, fully static, nonvolatile SRAMs organized as 524,288 words by 8 bits. Each complete NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1250 devices can be used in place of existing 512k x 8 static RAMs directly conforming to the popular byte-wide 32-pin DIP standard. DS1250 devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1250 executes a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 19 address inputs (A_0 - A_{18}) defines which of the 524,288 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} (Output Enable) access times are also satisfied. If \overline{OE} and \overline{CE} access times are not satisfied, then data access must be measured from the later-occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1250 executes a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later-occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1250AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1250Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become “don’t care,” and all outputs become high-impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1250AB and 4.5 volts for the DS1250Y.

FRESHNESS SEAL

Each DS1250 device is shipped from Maxim with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than 4.25 volts, the lithium energy source is enabled for battery back-up operation.

PACKAGES

The DS1250 is available in two packages: 32-pin DIP and 34-pin PowerCap Module (PCM). The 32-pin DIP integrates a lithium battery, an SRAM memory and a nonvolatile control function into a single package with a JEDEC-standard 600-mil DIP pinout. The 34-pin PowerCap Module integrates SRAM memory and nonvolatile control into a module base along with contacts for connection to the lithium battery in the DS9034PC PowerCap. The PowerCap Module package design allows a DS1250 PCM device to be surface mounted without subjecting its lithium backup battery to destructive high-temperature reflow soldering. After a DS1250 PCM module base is reflow soldered, a DS9034PC PowerCap is snapped on top of the PCM to form a complete Nonvolatile SRAM module. The DS9034PC is keyed to prevent improper attachment. DS1250 module bases and DS9034PC PowerCaps are ordered separately and shipped in separate containers. See the DS9034PC data sheet for further information.

ABSOLUTE MAXIMUM RATINGS

| | |
|--|-----------------|
| Voltage on Any Pin Relative to Ground | -0.3V to +6.0V |
| Operating Temperature | |
| Commercial: | 0°C to +70°C |
| Industrial: | -40°C to +85°C |
| Storage Temperature | |
| EDIP | -40°C to +85°C |
| PowerCap | -55°C to +125°C |
| Lead Temperature (soldering, 10s) | +260°C |
| Soldering Temperature (reflow, PowerCap) | +260°C |
| Note: EDIP is wave or hand soldered only. | |

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A: See Note 10)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|-------------------------------|-----------------|------|-----|-----------------|-------|-------|
| DS1250AB Power Supply Voltage | V _{CC} | 4.75 | 5.0 | 5.25 | V | |
| DS1250Y Power Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V | |
| Logic 1 | V _{IH} | 2.2 | | V _{CC} | V | |
| Logic 0 | V _{IL} | 0.0 | | +0.8 | V | |

DC ELECTRICAL CHARACTERISTICS(V_{CC} = 5V ±5% for DS1250AB)(T_A: See Note 10) (V_{CC} = 5V ±10% for DS1250Y)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|-------------------|------|------|------|-------|-------|
| Input Leakage Current | I _{IL} | -1.0 | | +1.0 | μA | |
| I/O Leakage Current $\overline{CE} \geq V_{IH} \leq V_{CC}$ | I _{IO} | -1.0 | | +1.0 | μA | |
| Output Current @ 2.4V | I _{OH} | -1.0 | | | mA | |
| Output Current @ 0.4V | I _{OL} | 2.0 | | | mA | |
| Standby Current $\overline{CE}=2.2V$ | I _{CCS1} | | 200 | 600 | μA | |
| Standby Current $\overline{CE}=V_{CC}-0.5V$ | I _{CCS2} | | 50 | 150 | μA | |
| Operating Current | I _{CCO1} | | | 85 | mA | |
| Write Protection Voltage (DS1250AB) | V _{TP} | 4.50 | 4.62 | 4.75 | V | |
| Write Protection Voltage (DS1250Y) | V _{TP} | 4.25 | 4.37 | 4.5 | V | |

CAPACITANCE(T_A = +25°C)


| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|------------------|-----|-----|-----|-------|-------|
| Input Capacitance | C _{IN} | | 5 | 10 | pF | |
| Input/Output Capacitance | C _{I/O} | | 5 | 10 | pF | |

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ±5% for DS1250AB)(T_A: See Note 10) (V_{CC} = 5V ±10% for DS1250Y)


| PARAMETER | SYMBOL | DS1250AB-70 DS1250Y-70 | | UNITS | NOTES |
|---|------------------|---------------------------|-----|-------|-------|
| | | MIN | MAX | | |
| Read Cycle Time | t _{RC} | 70 | | ns | |
| Access Time | t _{ACC} | | 70 | ns | |
| $\overline{\text{OE}}$ to Output Valid | t _{OE} | | 35 | ns | |
| $\overline{\text{CE}}$ to Output Valid | t _{CO} | | 70 | ns | |
| $\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active | t _{COE} | 5 | | ns | 5 |
| Output High-Z from Deselection | t _{OD} | | 25 | ns | 5 |
| Output Hold from Address Change | t _{OH} | 5 | | ns | |
| Write Cycle Time | t _{WC} | 70 | | ns | |
| Write Pulse Width | t _{WP} | 55 | | ns | 3 |
| Address Setup Time | t _{AW} | 0 | | ns | |
| Write Recovery Time | t _{WR1} | 5 | | ns | 12 |
| | t _{WR2} | 15 | | ns | 13 |
| Output High-Z from $\overline{\text{WE}}$ | t _{ODW} | | 25 | ns | 5 |
| Output Active from $\overline{\text{WE}}$ | t _{OEW} | 5 | | ns | 5 |
| Data Setup Time | t _{DS} | 30 | | ns | 4 |
| Data Hold Time | t _{DH1} | 0 | | ns | 12 |
| | t _{DH2} | 10 | | ns | 13 |

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, and 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING(T_A: See Note 10)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------|-----|-----|-----|-------|-------|
| V _{CC} Fail Detect to $\overline{\text{CE}}$ and $\overline{\text{WE}}$ Inactive | t _{PD} | | | 1.5 | μs | 11 |
| V _{CC} slew from V _{TP} to 0V | t _F | 150 | | | μs | |
| V _{CC} slew from 0V to V _{TP} | t _R | 150 | | | μs | |
| V _{CC} Valid to $\overline{\text{CE}}$ and $\overline{\text{WE}}$ Inactive | t _{PU} | | | 2 | ms | |
| V _{CC} Valid to End of Write Protection | t _{REC} | | | 125 | ms | |

(T_A = +25°C)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|------------------------------|-----------------|-----|-----|-----|-------|-------|
| Expected Data Retention Time | t _{DR} | 10 | | | years | 9 |

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

1. $\overline{\text{WE}}$ is high for a Read Cycle.
2. $\overline{\text{OE}} = V_{\text{IH}}$ or V_{IL} . If $\overline{\text{OE}} = V_{\text{IH}}$ during write cycle, the output buffers remain in a high-impedance state.
3. t_{WP} is specified as the logical AND of $\overline{\text{CE}}$ and $\overline{\text{WE}}$. t_{WP} is measured from the latter of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low to the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high.
4. t_{DH}, t_{DS} are measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the $\overline{\text{CE}}$ low transition occurs simultaneously with or latter than the $\overline{\text{WE}}$ low transition, the output buffers remain in a high-impedance state during this period.
7. If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in high-impedance state during this period.
8. If $\overline{\text{WE}}$ is low or the $\overline{\text{WE}}$ low transition occurs prior to or simultaneously with the $\overline{\text{CE}}$ low transition, the output buffers remain in a high-impedance state during this period.
9. Each DS1250 has a built-in switch that disconnects the lithium source until the user first applies V_{CC}. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user. This parameter is assured by component selection, process control, and design. It is not measured directly during production testing.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
11. In a power-down condition the voltage on any pin may not exceed the voltage on V_{CC}.
12. t_{WR1} and t_{DH1} are measured from $\overline{\text{WE}}$ going high.
13. t_{WR2} and t_{DH2} are measured from $\overline{\text{CE}}$ going high.
14. DS1250 modules are recognized by Underwriters Laboratories (UL) under file E99151.

DC TEST CONDITIONS

Outputs Open

Cycle = 200 ns for operating current

All voltages are referenced to ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate

Input Pulse Levels: 0 - 3.0V

Timing Measurement Reference Levels

Input: 1.5V

Output: 1.5V

Input pulse Rise and Fall Times: 5 ns

ORDERING INFORMATION

| PART | TEMP RANGE | SUPPLY TOLERANCE | PIN-PACKAGE | SPEED GRADE (ns) |
|------------------|----------------|------------------|--------------|------------------|
| DS1250AB-70+ | 0°C to +70°C | 5V \pm 5% | 32 740 EDIP | 70 |
| DS1250ABP-70+ | 0°C to +70°C | 5V \pm 5% | 34 PowerCap* | 70 |
| DS1250AB-70IND+ | -40°C to +85°C | 5V \pm 5% | 32 740 EDIP | 70 |
| DS1250ABP-70IND+ | -40°C to +85°C | 5V \pm 5% | 34 PowerCap* | 70 |
| DS1250Y-70+ | 0°C to +70°C | 5V \pm 10% | 32 740 EDIP | 70 |
| DS1250YP-70+ | 0°C to +70°C | 5V \pm 10% | 34 PowerCap* | 70 |
| DS1250Y-70IND+ | -40°C to +85°C | 5V \pm 10% | 32 740 EDIP | 70 |
| DS1250YP-70IND+ | -40°C to +85°C | 5V \pm 10% | 34 PowerCap* | 70 |

+Denotes a lead(Pb)-free/RoHS-compliant package.

*DS9034PC+ or DS9034PCI+ (PowerCap) required. Must be ordered separately.

PACKAGE INFORMATION

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
|--------------|--------------|-------------------------|------------------|
| 32 EDIP | MDT32+6 | 21-0245 | — |
| 34 PCAP | PC2+5 | 21-0246 | — |

REVISION HISTORY

| REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------------|--|--------------------------|
| 121907 | Added the <i>Package Information</i> table; removed the DIP module package drawing and dimension table | 8 |
| 12/10 | Updated the storage information, soldering temperature, and lead temperature information in the <i>Absolute Maximum Ratings</i> section; removed the -100 MIN/MAX information from the <i>AC Electrical Characteristics</i> table; updated the <i>Ordering Information</i> table (removed -100 parts and leaded -70 parts); updated the <i>Package Information</i> table | 1, 4, 5, 9 |