

# 5-BIT PROGRAMMABLE DELAY LINE (SERIES PDU15F)



## FEATURES

- Digitally programmable in 32 delay steps
- Monotonic delay-versus-address variation
- Two separate outputs: inverting & non-inverting
- Precise and stable delays
- Input & outputs fully TTL interfaced & buffered
- 10 T<sup>2</sup>L fan-out capability
- Fits standard 24-pin DIP socket
- Auto-insertable

## PACKAGES

OUT/	1	24	VCC	
OUT	2	23	A0	
EN/	3	22	A1	PDU15F-xx
GND	4	21	A2	DIP
N/C	5	20	VCC	PDU15F-xxA4
IN	6	19	N/C	Gull-Wing
N/C	7	18	N/C	PDU15F-xxB4
GND	8	17	N/C	J-Lead
N/C	9	16	VCC	PDU15F-xxM
N/C	10	15	A3	Military DIP
EN/	11	14	A4	PDU15F-xxMC4
GND	12	13	N/C	Military Gull-Wing

## FUNCTIONAL DESCRIPTION

The PDU15F-series device is a 5-bit digitally programmable delay line. The delay,  $TD_A$ , from the input pin (IN) to the output pins (OUT, OUT/) depends on the address code (A4-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code,  $T_{INC}$  is the incremental delay of the device, and  $TD_0$  is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5ns through 20ns, inclusively. The enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced into LOW and HIGH states, respectively. The address is not latched and must remain asserted during normal operation.

## PIN DESCRIPTIONS

IN	Delay Line Input
OUT	Non-inverted Output
OUT/	Inverted Output
A0-A4	Address Bits
EN/	Output Enable
VCC	+5 Volts
GND	Ground

## SERIES SPECIFICATIONS

- **Total programmed delay tolerance:** 5% or 1ns, whichever is greater
- **Inherent delay ( $TD_0$ ):** 9ns typical (OUT)  
8ns typical (OUT/)
- **Setup time and propagation delay:**  
Address to input setup ( $T_{AIS}$ ): 5ns  
Disable to output delay ( $T_{DISO}$ ): 6ns typ. (OUT)
- **Operating temperature:** 0° to 70° C
- **Temperature coefficient:** 100PPM/°C (excludes  $TD_0$ )
- **Supply voltage  $V_{CC}$ :** 5VDC  $\pm$  5%
- **Supply current:**  $I_{CCH}$  = 74ma  
 $I_{CCL}$  = 30ma
- **Minimum pulse width:** 10% of total delay

## DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay Change (ns)
PDU15F-.5	.5 $\pm$ .3	15.5 $\pm$ 1.0
PDU15F-1	1 $\pm$ .5	31 $\pm$ 1.6
PDU15F-2	2 $\pm$ .5	62 $\pm$ 3.1
PDU15F-3	3 $\pm$ 1.0	93 $\pm$ 4.7
PDU15F-4	4 $\pm$ 1.0	124 $\pm$ 6.2
PDU15F-5	5 $\pm$ 1.0	155 $\pm$ 7.8
PDU15F-6	6 $\pm$ 1.0	186 $\pm$ 9.3
PDU15F-8	8 $\pm$ 1.0	248 $\pm$ 12.4
PDU15F-10	10 $\pm$ 1.5	310 $\pm$ 15.5
PDU15F-12	12 $\pm$ 1.5	372 $\pm$ 18.6
PDU15F-15	15 $\pm$ 1.5	465 $\pm$ 23.3
PDU15F-20	20 $\pm$ 2.0	620 $\pm$ 31.0

**NOTE:** Any dash number between .5 and 20 not shown is also available.



## DEVICE SPECIFICATIONS

**TABLE 1: AC CHARACTERISTICS**

PARAMETER		SYMBOL	MIN	TYP	UNITS
Total Programmable Delay		$TD_T$		31	$T_{INC}$
Inherent Delay		$TD_0$		9.0	ns
Output Skew		$T_{SKEW}$		1.5	ns
Disable to Output Low Delay		$T_{DISO}$		6.0	ns
Address to Enable Setup Time		$T_{AENS}$	2.0		ns
Address to Input Setup Time		$T_{AIS}$	5.0		ns
Enable to Input Setup Time		$T_{ENIS}$	2.5		ns
Output to Address Change		$T_{OAX}$	See Text		
Disable Hold Time		$T_{DISH}$	See Text		
Input Period	Absolute	$PER_{IN}$	20		% of $TD_T$
	Suggested	$PER_{IN}$	40		% of $TD_T$
	Recommended	$PER_{IN}$	200		% of $TD_T$
Input Pulse Width	Absolute	$PW_{IN}$	10		% of $TD_T$
	Suggested	$PW_{IN}$	20		% of $TD_T$
	Recommended	$PW_{IN}$	100		% of $TD_T$

**TABLE 2: ABSOLUTE MAXIMUM RATINGS**


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{CC}$	-0.3	7.0	V	
Input Pin Voltage	$V_{IN}$	-0.3	$V_{DD}+0.3$	V	
Storage Temperature	$T_{STRG}$	-55	150	C	
Lead Temperature	$T_{LEAD}$		300	C	10 sec

**TABLE 3: DC ELECTRICAL CHARACTERISTICS**


(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	$V_{OH}$	2.5	3.4		V	$V_{CC} = \text{MIN}, I_{OH} = \text{MAX}$ $V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$
Low Level Output Voltage	$V_{OL}$		0.35	0.5	V	$V_{CC} = \text{MIN}, I_{OL} = \text{MAX}$ $V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$
High Level Output Current	$I_{OH}$			-1.0	mA	
Low Level Output Current	$I_{OL}$			20.0	mA	
High Level Input Voltage	$V_{IH}$	2.0			V	
Low Level Input Voltage	$V_{IL}$			0.8	V	
Input Clamp Voltage	$V_{IK}$			-1.2	V	$V_{CC} = \text{MIN}, I_I = I_{IK}$
Input Current at Maximum Input Voltage	$I_{IHH}$			0.1	mA	$V_{CC} = \text{MAX}, V_I = 7.0V$
High Level Input Current	$I_{IH}$			20	$\mu A$	$V_{CC} = \text{MAX}, V_I = 2.7V$
Low Level Input Current	$I_{IL}$			-0.6	mA	$V_{CC} = \text{MAX}, V_I = 0.5V$
Short-circuit Output Current	$I_{OS}$	-60		-150	mA	$V_{CC} = \text{MAX}$
Output High Fan-out				25	Unit	
Output Low Fan-out				12.5	Load	


## PACKAGE DIMENSIONS




Commercial DIP (PDU15F-xx)




Commercial Gull-Wing (PDU15F-xxA4)



Commercial J-Lead (PDU15F-xxB4)



Military DIP (PDU15F-xxM)



Military Gull-Wing (PDU15F-xxMC4)

## DELAY LINE AUTOMATED TESTING

### TEST CONDITIONS

#### INPUT:

**Ambient Temperature:**  $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$

**Supply Voltage (Vcc):**  $5.0\text{V} \pm 0.1\text{V}$

**Input Pulse:** High =  $3.0\text{V} \pm 0.1\text{V}$   
Low =  $0.0\text{V} \pm 0.1\text{V}$

**Source Impedance:**  $50\Omega$  Max.

**Rise/Fall Time:** 3.0 ns Max. (measured  
between 0.6V and 2.4V )

**Pulse Width:**  $PW_{IN} = 1.5 \times \text{Total Delay}$

**Period:**  $PER_{IN} = 4.5 \times \text{Total Delay}$


#### OUTPUT:

**Load:** 1 FAST-TTL Gate


**C<sub>load</sub>:** 5pf  $\pm 10\%$

**Threshold:** 1.5V (Rising & Falling)

**NOTE:** The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing