ULTRA-LOW JITTER 2 × 2 CROSSPOINT SWITCH w/CML OUTPUTS AND INTERNAL I/O TERMINATION

Precision Edge[®] SY58023U

FEATURES

- Guaranteed AC performance over temperature and voltage:
 - >10.7Gbps data throughput
 - <60ps t_r/t_f times
 - <285ps t_{pd} (IN-to-Q)
 - <20ps skew
- Low jitter:
 - <10ps_{pp} total jitter (clock)
 - <1ps_{rms} random jitter (data)
 - <10ps_{pp} deterministic jitter (data)
- Crosstalk induced jitter: <0.7ps_{rms}
- Accepts an input signal as low as 100mV
- Unique input termination and V_T pin accepts DC-coupled and AC-coupled differential inputs: LVPECL, LVDS, and CML
- 50 Ω source terminated CML outputs
- Fully differential inputs/outputs
- Power supply 2.5V ±5% and 3.3V ±10%
- Industrial –40°C to +85°C temperature range
- Available in 16-pin (3mm x 3mm) MLF® package



Precision Edge®

DESCRIPTION

The SY58023U is a 2.5V/3.3V precision, high-speed, fully differential CML 2×2 crosspoint switch. The SY58023U is optimized to provide two identical output copies with less than 20ps of skew and ultra-low jitter. It can route clock signals as fast as 6GHz or data up to 10.7Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that allows the SY58023U to directly interface to LVPECL, LVDS, and CML differential signals (AC- or DC-coupled) as small as 100mV (200mV $_{pp}$) without any level-shifting or termination resistor networks in the signal path. The CML outputs features 400mV typical swing into 50Ω loads, and provide an extremely fast rise/fall time guaranteed to be less than 60ps.


The SY58023U operates from a +2.5V $\pm 5\%$ supply or +3.3V $\pm 10\%$ supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require high speed dual CML switches, consider the SY58024U. The SY58023U is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's website at www.micrel.com.

APPLICATIONS

- Gigabit Ethernet data/clock routing
- SONET data/clocking routing
- Switch fabric clock routing
- Redundant switchover
- Backplane redundancy


FUNCTIONAL BLOCK DIAGRAM



Precision Edge is a registered trademark of Micrel , Inc. MicroLeadFrame and MLF are registered trademarks of Amkor Technology, Inc.

> Rev.: G Amendment: /0 Issue Date: August 2007

PACKAGE/ORDERING INFORMATION



16-Pin MLF® (MLF-16)

Ordering Information⁽¹⁾

| Part Number | Package Type | Operating Range | Package Marking | Lead Finish |
|--------------------------------|-----------------|--------------------|---|-------------------|
| SY58023UMI | MLF-16 | Industrial | 023U | Sn-Pb |
| SY58023UMITR ⁽²⁾ | MLF-16 | Industrial | 023U | Sn-Pb |
| SY58023UMG ⁽³⁾ | MLF-16 | Industrial | 023U with Pb-Free bar-line indicator | Pb-Free NiPdAu |
| SY58023UMGTR ^(2, 3) | MLF-16 | Industrial | 023U with Pb-Free bar-line indicator | Pb-Free NiPdAu |

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at $T_A = 25$ °C, DC electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.

PIN DESCRIPTION

| Pin Number | Pin Name | Pin Function |
|---------------|-------------------------|--|
| 1, 2, 3, 4 | INO, /INO, /IN1, IN1 | Differential Signal Input: Each pin of this pair internally terminates with 50Ω to the VT pin. Note that this input will default to an indeterminate state if left open. See "Input Interface Applications" section. |
| 16, 5 | VT0, VT1 | Input Termination Center-Tap: Each input terminates to this pin. The VT pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" section. |
| 15, 6 | SEL0, SEL1 | Select Input: TTL/CMOS select input control that selects inputs IN0, or IN1. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic High state if left open. |
| 7, 14 | GND, (Exposed Pad) | Ground. Exposed pad must be connected to a ground plane that is the same potential as the device ground pin. |
| 8, 13 | VCC | Positive Power Supply: Bypass with $0.1\mu F 0.01\mu F $ low ESR capacitors as close to the pins as possible. |
| 12, 11, 10, 9 | Q0, /Q0, /Q1, Q1 | CML Differential Output Pairs: Differential buffered output copy of the selected input signal. The CML output swing is typically 400mV across 100Ω . Unused output pairs may be left floating with no impact on jitter. See "CML Output Termination" section. |

TRUTH TABLE

| SEL0 | SEL1 | Q0 | Q1 |
|------|------|-----|-----|
| L | L L | | IN0 |
| L | Н | IN0 | IN1 |
| Н | L | IN1 | IN0 |
| Н | Н | IN1 | IN1 |

Absolute Maximum Ratings(1)

| Supply Voltage (V _{CC})0.5V to +4.0V |
|---|
| Input Voltage (V _{IN}) –0.5V to V _{CC} |
| CML Output Voltage (V_{OUT}) V_{CC} -1.0V to V_{CC} +0.5V |
| Current (V _T) |
| Source or Sink Current on V _T pin±100mA |
| Input Current (V _T) |
| Source or Sink Current on IN, /IN ±50mA |
| Lead Temperature (soldering, 20 sec.) 260°C |
| Storage Temperature (T _c)65°C +150°C |

Operating Ratings⁽²⁾

| Supply Voltage (V _{CC}) | +2.375V to +3.60V |
|---|-------------------|
| Ambient Temperature (T _A) | 40°C to +85°C |
| Package Thermal Resistance ⁽³⁾ | |
| $MLF^{\overline{\mathbb{R}}}\left(\theta_{JA}\right)$ | |
| Still-Air | 60°C/W |
| 500lfpm | 54°C/W |
| $MLF^{	ext{@}}(\dot{\psi}_{JB})$ | |
| Junction-to-board | 38°C/W |
| | |

DC ELECTRICAL CHARACTERISTICS(4)

 $T_{\Lambda} = -40^{\circ}\text{C to } +85^{\circ}\text{C}.$

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|----------------------|---------------------------------|---|----------------------|------------|----------------------|--------|
| V _{CC} | Power Supply Voltage | 2.5V nominal 3.3V nominal | 2.375 3.0 | 2.5 3.3 | 2.625 3.60 | V V |
| I _{CC} | Power Supply Current | V_{CC} = max., current through internal 50 Ω source termination resistor included. | | 100 | 130 | mA |
| V_{IH} | Input HIGH Voltage | IN, /IN, Note 5 | V _{CC} -1.6 | | V _{CC} | V |
| V_{IL} | Input LOW Voltage | IN, /IN | 0 | | V _{IH} -0.1 | V |
| V_{IN} | Input Voltage Swing | IN, /IN; see Figure 1a. | 0.1 | | 1.7 | V |
| V _{DIFF_IN} | Differential Input Swing | IN, /IN; see Figure 1b. | 0.2 | | | V |
| R _{IN} | IN-to-V _T Resistance | | 40 | 50 | 60 | Ω |
| IN to V _T | | | | | 1.28 | V |

LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS(4)

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to 85°C

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------|--------------------|-----------|------|-----|-----|-------|
| V_{IH} | Input HIGH Voltage | | 2.0 | | | V |
| V_{IL} | Input LOW Voltage | | | | 0.8 | V |
| I _{IH} | Input HIGH Current | | | | 40 | μА |
| I _{IL} | Input LOW Current | | -300 | | | μА |

Notes:

- 1. Permanent device damage may occur if ratings in the "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Thermal performance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB. θ_{JA} uses 4-layer in still-air, unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5. V_{IH} (min) not lower than 1.2V.

CML OUTPUT DC ELECTRICAL CHARACTERISTICS(6)

 V_{CC} = +3.3V ±10% or +2.5V ±5%; R_L = 100 Ω across each output pair; T_A = -40°C to +85°C, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------------|----------------------------|----------------------------------|------------------------|-----|-----------------|-------|
| V _{OH} | Output HIGH Voltage | Q0, /Q0; Q1, /Q1 | V _{CC} -0.020 | | V _{CC} | V |
| V _{OUT} | Output Voltage Swing | Q0, /Q0; Q1, /Q1; see Figure 1a. | 325 | 400 | 500 | mV |
| V _{DIFF_OUT} | Differential Voltage Swing | Q0, /Q0; Q1, /Q1; see Figure 1b. | 650 | 800 | 1000 | mV |
| R _{OUT} | Output Source Impedance | Q0, /Q0; Q1, /Q1 | 40 | 50 | 60 | Ω |

Notes:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established

AC ELECTRICAL CHARACTERISTICS(7)

 V_{CC} = 2.5V ±5% or 3.3V ±10%; R_L = 100 Ω across each output pair; T_A = -40°C to +85°C, unless otherwise stated.

| Symbol | Paramete | r | Condition | | Min | Тур | Max | Units |
|---------------------------------|---------------------------------------|---|---|----------|------|-----|-----|-------------------|
| f _{MAX} | Maximum | Operating Frequency | V _{IN} ≥ 100mV; V _{OUT} ≥ 200mV | Clock | 6 | | | GHz |
| | | | | NRZ Data | 10.7 | | | Gbps |
| t _{pd} | Propagation | on Delay | IN-to-Q | | 135 | | 285 | ps |
| | | | SEL-to-Q | | 100 | | 400 | ps |
| t _{SKEW} | Channel-to-Channel Skew (Within Bank) | | Note 8 | | | | 20 | ps |
| | Part-to-Part Skew | | Note 9 | | | | 75 | ps |
| t _{JITTER} | Clock | Cycle-to-Cycle Jitter | Note 10 | | | | 1 | ps _{RMS} |
| | | Total Jitter | Note 11 | | | | 10 | ps _{PP} |
| | Data | Random Jitter | Note 12 | | | | 1 | ps _{RMS} |
| | | Deterministic Jitter | Note 13 | | | | 10 | ps _{PP} |
| | | Crosstalk Induced Jitter (Adjacent Channel) | Note 14 | | | | 0.7 | ps _{RMS} |
| t _r , t _f | Output Ris | se/Fall Time | 20% to 80%, at full swing. | | 25 | | 60 | ps |

Notes:

- 7. Measured with 100mV input swing. High frequency AC-parameters are guaranteed by design and characterization.
- 8. Skew is measured between outputs of the same bank under identical transitions.
- 9. Skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles, T_n-T_{n-1} where T is the time between rising edges of the output signal.
- 11. Total jitter definition: With an ideal clock input of frequency ≤ f_{MAX}, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.
- 12. Random jitter is measured with a K28.7 comma detect character pattern, measured at 2.5Gbps-3.2Gbps.
- 13. Deterministic jitter is measured at 2.5Gbps-3.2Gbps with both K28.5 and 2²³-1 PRBS pattern.
- 14. Crosstalk induced jitter is defined as the added jitter that results from signals applied to two adjacent channels. It is measured at the output while applying similar, differential clock frequencies that are asynchronous with respect to each other at inputs.

SINGLE-ENDED AND DIFFERENTIAL SWINGS



Figure 1a. Single-Ended Voltage Swing



TIMING DIAGRAM





Figure 2a. AC Timing Diagram IN-to-Q





IN0, /IN1 = LOW, /IN0, IN1 = HIGH


Figure 2b. AC Timing Diagram SEL-to-Q


TYPICAL OPERATING CHARACTERISTICS

 V_{CC} = 2.5V, V_{IN} = 100mV, T_A = 25°C, unless otherwise noted.











FUNCTIONAL CHARACTERISTICS

 V_{CC} = 2.5V, V_{IN} = 100mV, T_A = 25°C, unless otherwise noted.




TIME (50ps/div.)



TIME (50ps/div.)



TIME (100ps/div.)



TIME (600ps/div.)

INPUT STAGE






Figure 3. Simplified Differential Input Buffer

INPUT INTERFACE APPLICATIONS



Option: may connect V_T to V_{CC}.

Figure 4a. DC-Coupled CML **Input Interface**



For V_{CC} = 2.5V, R_{pd} = 50 Ω , R1 = 1k Ω , R2 = 1.1k Ω . For V_{CC} = 3.3V, R_{pd} = 100 Ω , R1 = 649 Ω , R2 = 1k Ω .

Figure 4d. AC-Coupled LVPECL **Input Interface**




Figure 4b. AC-Coupled CML **Input Interface**




Figure 4c. DC-Coupled LVPECL Input Interface




Figure 4e. LVDS **Input Interface**

CML OUTPUT TERMINATION

Figures 5 and Figure 6 illustrates how to terminate a CML output using both the AC-coupled and DC-coupled

configuration. All outputs of the SY58023U are 50Ω with a 16mA current source.




Figure 5. CML DC-Coupled Termination






Figure 6. CML AC-Coupled Termination


RELATED PRODUCT AND SUPPORT DOCUMENTATION

| Part Number | Function | Data Sheet Link |
|-------------|--|--|
| SY58023U | Ultra-low Jitter 2×2 Crosspoint Switch w/CML Outputs and Internal I/O Termination | http://www.micrel.com/product-info/products/sy58023u.shtml |
| SY58024U | Ultra-low Jitter Dual 2×2 Crosspoint Switch w/CML Outputs and Internal I/O Termination | http://www.micrel.com/product-info/products/sy58024u.shtml |
| | 16-MLF [®] Manufactering Guidelines Exposed Pad Application Note | www.amkor.com/products/notes_papers/MLF_AppNote.pdf |
| | HBW Solutions | http://www.micrel.com/product-info/as/solutions.shtml |


16-PIN *Micro*LeadFrame[®] (MLF-16)







- ALL DIMENSIONS ARE IN MILLIMETERS.
 MAX. PACKAGE WARPAGE IS 0.05 mm.
 MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
 PIN #1 ID IN TOP WILL BE LASER/INK MARKED.



PCB Thermal Consideration for 16-Pin MLF® Package (Always solder, or equivalent, the exposed pad to the PCB)

Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated