


...The Pulse of the Future

IXLD02SI Differential Ultra Fast Laser Diode Driver

General Description



For sales information or technical questions contact your local IXYS representative or IXYS Colorado directly at:

Absolute Maximum Ratings (Note 1)

Name	Definition	Min	Тур	Max	Units	Test Conditions
VDD	Logic supply voltage input	-0.4		5.5	V	
VDDA	Analog bias supply voltage input	-0.4		5.5	V	
VTT	Internal bias voltage input	-0.4	VDDA/2	VDDA+.5	V	
IBI	Internal bias current input	-10	0.1	10	mA	
V _{IBI}	Applied IBI terminal voltage	-0.4		VDDin+0.5	V	
IPW	Pulse width programming current input	-10	0.1	10	mA	
V _{IPW}	Applied IPW terminal voltage	-0.4		VDDin+0.5	V	
IOP	Output sink current programming input	-10	1	10	mA	
V _{IOP}	Applied IOP terminal voltage	-0.4		VDDin+0.5	V	
V _{PDN}	Power-down logic input	-0.4		VDDin+0.5	V	
V _{RST}	Reset logic input	-0.4		VDDin+0.5	V	
V _{FIN}	Pulse frequency logic input	-0.4		VDDin+0.5	V	
I _{OUT}	Output sink pulse current	-0.1		3	А	Note 2
V _{OUT}	True ouput voltage	-0.4		9	V	
IOUTB	Complement output sink pulse current	-0.1		3	А	Note 2
V _{OUTB}	Complement output voltage	-0.4		9	V	
T _c	Device Case Temperature	-40	25	85	.€	Measured at the bottom of the SO28 package heat slug insert
P _D	Package power dissipation @ T _c =85C			32	Watts	SO28 package heat slug insert held at T _c =85°C
R _{THJC}	Thermal resistance, junction to case			2	°C/W	
T _j	Junction Temperature			150	°C	
T _s	Storage temperature	-55		150	°C	
T _L	Lead temperature (soldering, 10 sec)			300	∘C	

Note 1: Operating the device beyond parameters with listed "Absolute Maximum Ratings" may cause permanent damage to the device. Typical values indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. The guaranteed specifications apply only for the test conditions listed. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD procedures when handling and assembling this component.

Ordering Information						
Part Number	Package Type	Temp Range	Grade			
IXLD02SI	28-Pin SOIC	-40°C to +85°C	Industrial			

Recommended Operating Conditions Unless otherwise noted, VDD=VDDA=5V, T_c =25C

Name	Definition	Min	Тур	Max	Units	Test Conditions
VDD	Logic supply input voltage	4.5		5.5	V	
VDDA	Analog bias supply input voltage	4.5		5.5	V	
VTT	Internal bias voltage input	2	VDDA/2	3	V	Measured with Zin>10meg DVM
R _{VIT}	VTT terminal resistance	30	50	70	Kohms	Measured with VDDin=VDDA=0V
$\mathbf{I}_{\mathrm{IBI}}$	Internal bias current input range	10	100	300	uA	External current source between VDDA and IBI terminals
V _{IBI}	Measured IBI terminal voltage	0.6		1.7	V	I _{IBI} =100uA
\mathbf{I}_{IPW}	Pulse width programming current input range	-1	100	400	uA	External current source between VDDA and IPW ter- minals
V _{IPW}	Measured IPW terminal voltage	0.6		1.7	V	I _{IPW} =100uA
t _{PW}	I _{OUT} =2A peak, Output sink current pulse width		1		ns	I_{IBI} =400uA, I_{IPW} =300uA, I_{IOP} =1mA
${ m I}_{ m IOP}$	OUT and OUTB output sink current, I _{оит} programming current	0	1	3	mA	External current source between VDDA and IOP termi nals.
V _{IOP}	Measured IOP terminal voltage	0.6		1.7	V	IBI=100uA
${ m I}_{ m OUT}/{ m I}_{ m IOP}$	Output current to programming current gain	1800	2000	2200	I/I	$I_{IOP} = 1 \text{mA}$ $V_{OUT} = V_{OUTB} = 10 \text{V}$
V _{IH}	Logic input high threshold for PDN, RST, & FIN inputs	0.7 *VDD			V	
V _{IL}	Logic input high threshold for PDN, RST, & FIN inputs			.3*VDD	V	
I _{LIN}	Logic input bias current for PDN, RST, & FIN inputs	-10		10	uA	For logic inputs, PDN RST, & FIN held at:- 0.5V <v<sub>LIN<vdd< td=""></vdd<></v<sub>
t _{PDN} disable	IXLD02 power down delay, V _{PDN} logical low to high transition		50		ns	LIIV





t _{PDN} enable	IXLD02 power up delay, V _{PDN} logical high to low transition		30		ns	
t _{rst.}	IXLD02 reset logic delay, V _{RST} logical low to high transition		100		ns	
t _{rst.}	IXLD02 reset logic delay, V _{RST} logical low to high transition		100		ns	
t _{fIN}	IXLD02 pulse frequency input, V _{FIN} , logical low to high transition to I _{OUT} pulse delay		50		ns	I _{IBI} =400uA, I _{IPW} =300uA, I _{IOP} =1mA
f _{FINmax}	Maximum pulse frequen- cy, FIN, logic input	17			MHz	I_{IBI} =400uA, I_{IPW} =300uA, I_{IOP} =1mA
I _{OUT}	Peak pulse sink current	1.6	2	2.4	A Note 2	I_{IBI} =400uA, I_{IPW} =300uA, I_{IOP} =1mA, V_{OUT} = V_{OUTB} =10V
t _R	Rise time		600		ps	301 3015
t _e	Fall time		600		ps	
T _{ONDLY}	On-time propagation delay		30		ns	
T _{OFFDLY}	Off-time propagation delay		30		ns	
P _{Wmax}	Pulse width maximum		>1		us	
l i	Jitter		<u><</u> 300		ps	
V _{OUT}	OUT terminal voltage	5		7	V	I_{IBI} =400uA, I_{IPW} =300uA, I_{IOP} =1mA, 1.4A< I_{OUT} <2.6A peak
I _{OUTB}	Minimum complement sink pulse current OUTB.	0	0.2	0.4	А	I_{IBI} =400uA, I_{IPW} =300uA, I_{IOP} =1mA., V_{OUT} = V_{OUTB} =10V
V _{OUTB}	OUTB terminal voltage	8		7	V	$I_{IBI} = 400 \text{uA}, I_{IPW} = 300 \text{uA}, \\ I_{IOP} = 1 \text{mA}, \\ 0 \text{A} < I_{OUT} < 0.6 \text{A minimum}$


Note 2: The IXLD02 does not provide any output voltage or current, rather it sinks current by manipulating the output SINK MOSFETs in a linear manner. The apparent resistance of the SINK MOSFETs are typically used with external resistors to form two voltage divider networks, one at the anode and one at the cathode of the diode. In order to maintain a nominal reverse and forward diode bias, the external resistors need to be within a certain range of values relative to the resistance presented by the SINK MOSFETs. This range of values however limits the maximum current delivered to the diode and is well below the maximum current level that SINK MOSFETs can actually sink, upwards of 1A is common in practice. Please refer to the EVLD02 application note for further information.



Pin Configurations And Package Outline







MILLIMETERS INCHES Α .093 .104 2.35 2.65 .004 .012 .30 .33 .51 .013 .020 С .009 .013 .23 .32 D .697 .713 17.70 18.10 Ε .291 .299 7.40 7.60 .050 BSC 1.27 BSC Н .394 .419 10.00 10.65 h .010 .029 .25 .75 .40 1.27 **0**º 80 4 h c 45

Bottom-side heat sinking metalization

NOTE: Bottom-side heat sinking metalization is connected to ground

Pin Description

Pins	Name	Description			
1, 2, 13, 14	VDD	This pin is a high current, low inductance pin designed to accept peaks of 2Amps at 5V.			
3	VDDA	This is a low current analog power input. Circuit components sensitiv to the noise present on VDD in are supplied by this pin.			
4	VTT	This pin is the 1/2VDDA internal analog comparator reference point.			
5	GNDA	Low current, low noise analog return. Noise sensitive circuit components are returned here.			
6	IBI	The current, $I_{{\scriptscriptstyle IBI'}}$ flowing into the IBI pin acts as a baseline current with respect to $I_{{\scriptscriptstyle IPW}}$ current to compensate for internal delays. See Figure 2			
7	IOP	A current, I _{10P,} into the IOP pin programs the laser diode output switches, pins 19 through 24. The program ratio is 1:1000X. This means a 1mA current will produce 1Amp. See Figure 2.			
8	IPW	A current, $I_{_{IPW}}$ flowing into the IPW pin determines the output current pulse width, $t_{_{PW}}$, w ith respect to $I_{_{IBI}}$, If $I_{_{IPW}}=I_{_{IBI'}}$ the pulse width is 0. As $I_{_{IPW}}$ approaches $I_{_{IBI}}$ but less than $I_{_{IBI}}$, the pulse width becomes nonzero. See Figure 2 for $t_{_{PW}}$ as a function of $I_{_{IBI}}$ and $I_{_{IPW'}}$			
9	PDN	A TTL high on this pin will power down the device so that only leakage current will flow from VDD to DGND. A TTL low will turn on the device within 30ns. See Figure 3.			
10	RST	A system reset pin, which initializes the device so that it starts in a predetermined initial state.			
11	DGND	This pin is the return for the input logic, $I_{\rm IBI'}$, $I_{\rm IOP'}$ and $I_{\rm IPW}$ currents. It is internally connected to the other grounds, AGND or GND, through the substrate.			
12	FIN	With PDN low, a positive edge of a TTL compatible signal here will produce the pulse current output available at the OUT and a complement of it at OUTB pins. Refer to Figure 3 for FIN and PDN timing.			
15, 16, 17, 18 ,25, 26, 27, 28	GND	Output ground pins designed for low inductance.			
19, 20. 21	OUT	True laser d iode drive sink output. Designed for low inductance and output voltage compliance to +7V.			
22, 23, 24	OUTB	Complementary laser diode drive sink output. Designed for low inductance and output voltage compliance to +7V.			



Figure 2 - Programmed \mathbf{I}_{out} pulse width, \mathbf{t}_{pw} as a function of \mathbf{I}_{IPW} and \mathbf{I}_{IBI}




Figure 2 is an illustration of the pulse width vs. programming current. The programming current is typically a DC level, however it could just as well be a time varying signal. The bandwidth of this portion of the IXLD02 is equivalent to the maximum operating frequency of 17MHz. For the fastest response time this pin 8 (IPW) should be driven from a low source impedance.

Figure 3 - Control Gate Timing Diagram




Figure 3 is a timing chart for the IXLD02. The proper gating of the IXLD02 is extremely important. The device is capable of 2A of current and may consume in excess of 3A during the pulse. If the supply voltage is at 7V with 3A of current, the total power dissipated is 21W. Therefore ample heat sinking must be provided, and/or the duty cycle must be limited so that the power dissipation capability of the device is not exceeded.

The Power Up Gate (PDN) is applied to activate the device. Time interval " \mathbf{A} " can be >30ns. At the end of this time period the control gate " \mathbf{B} " (FIN), can be applied. The range of " \mathbf{B} " is from 1ns to several μ s. The maximum frequency 1/C is approximately 17MHz.

Figure 4 - Duty Cycle




Figure 4 illustrates the Duty Cycle (DC), FIN and PDN relation ships. The PDN command must be in a TTL "High" state 30ns prior to the first FIN pulse. It must stay in this state for the duration of the laser light burst, T1 to T2.

Duty Cycle =
$$\frac{T2-T1}{T3-T1}$$

The Duty cycle is defined as:

Power in the IC is: Total DC Power x Duty Cycle

Figure 5 - IPW And IOP Modulation




Figure 5 illustrates the simultaneous modulation of both the IPW control current and the IOP control current. The FIN frequency in this figure is held constant. At T0 the IPW and the IOP signals are near zero, both begin to ramp up at T1 and reach their maximums at T2. As illustrated, the output current rises in amplitude with the increasing IOP and the pulse width widens with the IPW ramp.

An additional mode of modulation can be added to the two above by also modulating the frequency of the FIN signal. This will allow three mode of simultaneous modulation. The three modes do not have to be used together; each is fully independent. The obvious caveat is that the pulse width must be consistent with the chosen frequency. This agility provides the designer with a broad range of design choices.

Doc #9200-0258 Rev 2