

LNBP20 / LNBP1X series


LNBP supply and control voltage regulator (parallel interface)

Feature summary

- Complete interface for two LNBs remote supply and control
- LNB selection and stand-by function
- Built-in tone oscillator factory trimmed at 22KHz
- Fast oscillator start-up facilitates DiSEqCTM encoding
- Two supply inputs for lowest dissipation
- Bypass function for slave operation
- LNB short circuit protection and diagnostic
- Auxiliary modulation input extends flexibility
- Cable length compensation
- Internal over temperature protection
- Backward current protection

Description

Intended for analog and digital satellite receivers, the LNBP is a monolithic linear voltage regulator, assembled in PowerSO-20 and PowerSO-10, specifically designed to provide the powering voltages and the interfacing signals to the LNB downconverter situated in the antenna



via the coaxial cable. Since most satellite receivers have two antenna ports, the output voltage of the regulator is available at one of two logic-selectable output pins (LNBA, LNBB). When the IC is powered and put in Stand-by (EN pin LOW), both regulator outputs are disabled to allow the antenna downconverters to be supplied/controlled by others satellite receivers sharing the same coaxial lines. In this occurrence the device will limit at 3 mA (max) the backward current that could flow from LNBA and LNBB output pins to GND. (See continuous description).

Order codes

Part number	Paci	kage
Part number	PowerSO-20	PowerSO-10
LNBP10		LNBP10SP-TR
LNBP11		LNBP11SP-TR
LNBP12		LNBP12SP-TR
LNBP13		LNBP13SP-TR
LNBP14		LNBP14SP-TR
LNBP15		LNBP15SP-TR
LNBP16		LNBP16SP-TR
LNBP20	LNBP20PD-TR	

Contents

1	Description (continued)	3
2	Pin configuration	4
3	Maximum ratings	6
4	Diagram	7
5	Electrical characteristics	8
6	Typical characteristics	0
7	Typical application schematics	4
8	Package mechanical data	8
9	Revision history	3

1 Description (continued)

For slave operation in single dish, dual receiver systems, the bypass function is implemented by an electronic switch between the Master Input pin (MI) and the LNBA pin, thus leaving all LNB powering and control functions to the Master Receiver. This electronic switch is closed when the device is powered and EN pin is LOW.

The regulator outputs can be logic controlled to be 13 or 18 V (typ.) by mean of the VSEL pin for remote controlling of LNBs. Additionally, it is possible to increment by 1V (typ.) the selected voltage value to compensate the excess voltage drop along the coaxial cable (LLC pin HIGH).

In order to reduce the power dissipation of the device when the lowest output voltage is selected, the regulator has two Supply Input pins V_{CC1} and V_{CC2} . They must be powered respectively at 16V (min) and 23V (min), and an internal switch automatically will select the suitable supply pin according to the selected output voltage. If adequate heatsink is provided and higher power losses are acceptable, both supply pins can be powered by the same 23V source without affecting any other circuit performance.

The ENT (Tone Enable) pin activates the internal oscillator so that the DC output is modulated by a ± 0.3 V, 22KHz (typ.) square wave. This internal oscillator is factory trimmed within a tolerance of ± 2 KHz, thus no further adjustments neither external components are required.

A burst coding of the 22KHz tone can be accomplished thanks to the fast response of the ENT input and the prompt oscillator start-up. This helps designers who want to implement the DiSEqCTM protocols ^(a).

In order to improve design flexibility and to allow implementation of newcoming LNB remote control standards, an analogic modulation input pin is available (EXTM). An appropriate DC blocking capacitor must be used to couple the modulating signal source to the EXTM pin. When external modulation is not used, the relevant pin can be left open.

Two pins are dedicated to the overcurrent protection/monitoring: CEXT and OLF. The overcurrent protection circuit works dynamically: as soon as an overload is detected in either LNB output, the output is shut-down for a time $t_{\rm off}$ determined by the capacitor connected between CEXT and GND. Simultaneously the OLF pin, that is an open collector diagnostic output flag, from HIGH IMPEDANCE state goes LOW.

After the time has elapsed, the output is resumed for a time $t_{on}=1/15t_{off}$ (typ.) and OLF goes in HIGH IMPEDANCE. If the overload is still present, the protection circuit will cycle again through t_{off} and ton until the overload is removed. Typical $t_{on}+t_{off}$ value is 1200ms when a 4.7µF external capacitor is used.

This dynamic operation can greatly reduce the power dissipation in short circuit condition, still ensuring excellent power-on start up even with highly capacitive loads on LNB outputs.

The device is packaged in PowerSO-20 for surface mounting. When a limited functionality in a smaller package matches design needs, a range of cost-effective PowerSO-10 solutions is also offered. All versions have built-in thermal protection against overheating damage.

External components are needed to comply to level 2.x and above (bidirectional) DiSEqCTM bus hardware requirements. DiSEqCTM is a trademark or EUTELSAT.

2 Pin configuration

Figure 1. Pin connections (top view)




Table 1. Pin Description

CVMDOL	NAME	FUNCTION		PIN I	NUMBE	R vs S	ALES T	YPE (LI	NBP)	
SYMBOL	NAME	FUNCTION	20PD	10SP	11SP	12SP	13SP	14SP	15SP	16SP
V _{CC1}	Supply input 1	15V to 25V supply. It is automatically selected when V _{OUT} = 13 or 14V	2	1	1	1		1	1	1
V _{CC2}	Supply input 2	22V to 25V supply. It is automatically selected when V _{OUT} = 18 or 19V	3	2	2	2	2	2	2	2
LNBA	Output port	See truth table voltage and port selection. In stand-by mode this port is powered by the MI pin via the internal bypass switch	4	3	3	3	3	3	3	3
V _{SEL}	Output voltage selection:13 or 18V (typ)	Logic control input: see truth table	5	4	4	4	4	4	4	4
EN	Port enable	Logic control input: see truth table	6	5	5	5	5	5	5	5
OSEL	Port selection	Logic control input: see truth table	7	9	NA	NA	NA	NA	NA	NA
GND	Ground	Circuit ground. It is internally connected to the die frame	1 10 11 20	6	6	6	6	6	6	6

Table 1. Pin Description

CYMPOL	NAME	FUNCTION		PIN I	NUMBE	R vs S	ALES T	YPE (LI	NBP)	
SYMBOL	NAME	FUNCTION	20PD	10SP	11SP	12SP	13SP	14SP	15SP	16SP
ENT	22KHz tone enable	Logic control input: see truth table	13	7	7	7	7	7	7	7
CEXT	External capacitor	Timing capacitor used by the dynamic overload protection. Typical application is 4.7µF for a 1200ms cycle	14	8	8	8	8	8	8	8
EXTM	External modulator	External modulation input. Needs DC decoupling to the AC source. if not used, can be left open.	15	NA	NA	NA	9	NA	9	9
LLC	Line length compens. (1V typ)	Logic control input: see truth table	16	NA	NA	9	NA	9	NA	10
OLF	Over load flag	Logic output (open collector). Normally in HIGH IMPEDANCE, goes LOW when current or thermal overload occurs	17	NA	9	NA	NA	10	10	NA
МІ	Master input	In stand-by mode, the voltage on MI is routed to LNBA pin. Can be left open if bypass function is not needed	18	NA	10	10	10	NA	NA	NA
LNBB	Output port	See truth tables for voltage and port selection	19	10	NA	NA	NA	NA	NA	NA

Note: The limited pin availability of the PowerSO-10 package leads to drop some functions.

57

3 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
VI	DC Input voltage (V _{CC1} , V _{CC2} , MI)	28	V
Vo	Output voltage	-0.3 to 28	V
Io	Output current (LNBA, LNBB)	Internally Limited	mA
VI	Logic input voltage (ENT, EN OSEL, VSEL, LLC)	-0.5 to 7	V
I _{SW}	Bypass switch current	900	mA
P _D	Power dissipation at T _{case} < 85°C	14	W
T _{stg}	Storage temperature range	-40 to +150	°C
T _{op}	Operating junction temperature range	-40 to +125	°C

Note:

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied

Table 3. Thermal data

	Symbol	Parameter	PowerSO-20	PowerSO-10	Unit
Ī	R_{thJC}	Thermal resistance junction-case	2	2	°C/W

Table 4. Logic Controls Truth Table


CONTROL I/O	PIN NAME	L	Н
OUT	OLF	$I_{OUT} > I_{OMAX}$ or $T_j > 150$ °C	I _{OUT} < I _{OMAX}
IN	ENT	22KHz tone OFF	22KHz tone ON
IN	EN	See Table Below	See Table Below
IN	OSEL	See Table Below	See Table Below
IN	VSEL	See Table Below	See Table Below
IN	LLC	See Table Below	See Table Below

EN	OSEL	VSEL	LLCO	V _{LNBA}	V _{LNBB}
L	Х	Х	Х	V _{MI} - 0.4V (typ.)	Disabled
Н	L	L	L	13V (typ.)	Disabled
Н	L	Н	L	18V (typ.)	Disabled
Н	L	L	Н	14V (typ.)	Disabled
Н	L	Н	Н	19V (typ.)	Disabled
Н	Н	L	L	Disabled	13V (typ.)
Н	Н	Н	L	Disabled	18V (typ.)
Н	Н	L	Н	Disabled	14V (typ.)
Н	Н	Н	Н	Disabled	19V (typ.)

Note: All logic input pins have internal pull-down resistor (typ. = 250KW)

4 Diagram

Figure 2. Block diagram



5 Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	V Cupply voltage	I _O = 500 mA, ENT=H, VSEL=L, LLC=L	15		25	V
V_{IN1}	V _{CC1} Supply voltage	I _O = 500 mA, ENT=H, VSEL=L, LLC=H	16		25	V
V	V _{CC2} Supply voltage	I _O = 500 mA, ENT=H, VSEL=L, LLC=L	22		25	V
V_{IN2}	V _{CC2} Supply voltage	I _O = 500 mA, VSEL=L, LLC=H	23		25	V
V	Output voltage	I _O = 500 mA, VSEL=H, LLC=L	17.3	18	18.7	V
V _{O1}	Output voltage	I _O = 500 mA, VSEL=H, LLC=H		19		V
V.	Output voltage	I _O = 500 mA, VSEL=L, LLC=L	12.5	13	13.5	V
V_{O2}	Output voltage	I _O = 500 mA, VSEL=L, LLC=H		14		V
41/	Line regulation	V _{IN1} =15 to 18V, V _{OUT} =13V		4	40	mV
ΔV_{O}	Line regulation	V _{IN2} =22 to 25V, V _{OUT} =18V		4	40	mV
ΔV _O	Load regulation	V _{IN1} =V _{IN2} =22V, V _{OUT} =13 or 18V I _O = 50 to 500mA		80	180	mV
SVR	Supply voltage rejection	$V_{IN1} = V_{IN2} = 23 \pm 0.5 V_{ac}, f_{ac} = 120 \text{ Hz},$		45		dB
I _{MAX}	Output current limiting		500	650	800	mA
t _{OFF}	Dynamic overload protection OFF time	Output Shorted, C _{EXT} = 4.7μF		1100		ms
t _{ON}	Dynamic overload protection ON time	Output Shorted, C _{EXT} = 4.7μF		t _{OFF} /15		ms
f _{TONE}	Tone frequency	ENT=H	20	22	24	KHz
A _{TONE}	Tone amplitude	ENT=H	0.55	0.72	0.9	V _{PP}
D _{TONE}	Tone duty cycle	ENT=H	40	50	60	%
t _r , t _f	Tone rise and fall time	ENT=H	5	10	15	μs
G _{EXTM}	External modulation gain	$\Delta V_{OUT}/\Delta V_{EXTM}$, f = 10Hz to 40KHz		5		
V _{EXTM}	External modulation input voltage	AC Coupling			400	mV _{PP}
Z _{EXTM}	External modulation impedance	f = 10Hz to 40KHz		400		Ω
V_{SW}	Bypass switch voltage drop (MI to LNBA)	EN=L, I _{SW} =300mA, V _{CC2} -V _{MI} =4V		0.35	0.6	٧
V _{OL}	Overload flag pin logic LOW	I _{OL} =8mA		0.28	0.5	٧
l _{OZ}	Overload flag pin OFF state leakage current	V _{OH} = 6V			10	μΑ
V_{IL}	Control input pin logic LOW				0.8	٧

Table 5. Electrical characteristics for LNBP Series ($T_J = 0$ to 85° C, $C_I = 0.22 \mu$ F, $C_O = 0.1 \mu$ F, EN=H, ENT=L, LLC=L, V_{IN1} =16V, V_{IN2} =23V I_{OUT} =50mA, unless otherwise specified.)


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IH}	Control input pin logic HIGH		2.5			V
I _{IH}	Control pins input current	V _{IH} = 5V		20		μΑ
	Supply current	Output Disabled (EN=L)		0.3	1	mA
Icc	Зирріу сипені	ENT=H, I _{OUT} =500mA		3.1	6	mA
I _{OBK}	Output backward current	EN=L, $V_{LNBA} = V_{LNBB} = 18V$ $V_{IN1} = V_{IN2} = 22V$ or floating		0.2	3	mA
T _{SHDN}	Temperature shutdown threshold			150		°C

6 Typical characteristics

(unless otherwise specified $T_J = 25^{\circ}C$)

Figure 3. Output voltage vs output current

Figure 4. Tone duty cycle vs temperature







Figure 5. Tone fall time vs temperature

Figure 6. Tone frequency vs temperature







Figure 7. Tone rise time vs temperature

Figure 8. Tone amplitude vs temperature






Figure 9. S.V.R. vs Frequency




Figure 10. External modulation vs temperature





Figure 11. Bypass switch drop vs output current

Figure 12. LNBA External modulation gain vs frequency







Figure 13. Bypass switch drop vs output current

Figure 14. Overload flag pin logic low vs flag current







Figure 15. Supply voltage vs temperature

Figure 16. Supply voltage vs temperature







Figure 17. Dynamic overload protection (I_{SC} vs time)

Figure 18. Tone enable







Figure 19. Tone disable

Figure 20. 22KHz Tone







Figure 21. Enable time

Figure 22. Disable time








Figure 23. 18V to 13V Change

Figure 24. 18V to 13V Change





7 Typical application schematics

Figure 25. Two antenna ports receiver




Figure 26. Single antenna receiver with master receiver port




Figure 27. Using serial bus to save MPU I/os






Figure 28. Two antenna ports receiver - low cost solution



ANT CONNECTORS VCC1 VCC2 LNBA LNBB TUNER CEXT VSEL ENT ΕN OSEL GND LNBP10SP MCU+V I/Os I/Os MCU

Figure 29. Connecting together V_{CC1} and V_{CC2}

Figure 30. Single antenna receiver with master receiver port - low cost solution






Figure 31. Single antenna receiver with overload diagnostic


8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

PowerSO-20 MECHANICAL DATA

DIM.		mm.		inch		
DIW.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			3.60			0.1417
a1	0.10		0.30	0.0039		0.0118
a2			3.30			0.1299
а3	0		0.10	0		0.0039
b	0.40		0.53	0.0157		0.0209
С	0.23		0.32	0.0090		0.0013
D (1)	15.80		16.00	0.6220		0.630
Е	13.90		14.50	0.5472		0.5710
е		1.27			0.0500	
e3		11.43			0.4500	
E1 (1)	10.90		11.10	0.4291		0.4370
E2			2.90			0.1141
E3	5.8		6.2	0.2283		0.2441
G	0		0.10	0.0000		0.0039
Н	15.5		15.9	0.6102		0.6260
h			1.10			0.0433
L	0.80		1.10	0.0314		0.0433
N			10°			10°
S	0°		8°	0°		8°
T		10.0			0.3937	


(1) "D and E1" do not include mold flash or protusions - Mold flash or protusions shall not exceed 0.15mm (0.006")



577


PowerSO-10 MECHANICAL DATA

DIM.		mm.			inch	
DIIVI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			3.70			0.146
A1			0.10			0.004
A2	3.40		3.60	0.134		0.142
A3	1.25		1.35	0.049		0.053
b	0.40		0.53	0.016		0.021
С	0.35		0.55	0.014		0.022
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.299
E	13.80		14.40	0.543		0.567
E1	9.30		9.50	0.366		0.374
E2	7.20		7.60	0.283		0.299
E3	5.90		6.10	0.232		0.240
е		1.27			0.050	
L	0.95		1.65	0.037		0.065
α	0°		8°	0°		8°




Tape & Reel PowerSO-20 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
Т			30.4			1.197
Ao	15.1		15.3	0.594		0.602
Во	16.5		16.7	0.650		0.658
Ko	3.8		4.0	0.149		0.157
Ро	3.9		4.1	0.153		0.161
Р	23.9		24.1	0.941		0.949
W	23.7		24.3	0.933		0.957



Tape & Reel PowerSO10 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
Т			30.4			1.197
Ao	14.9		15.1	0.587		0.594
Во	9.9		10.1	0.390		0.398
Ko	4.15		4.35	0.163		0.171
Po	3.9		4.1	0.153		0.161
Р	23.9		24.1	0.941		0.949
W	23.7		24.3	0.933		0.957



LNBP20 / LNBP1X series Revision history

9 Revision history

Table 6. Revision history

Date	Revision	Changes
08-Jun-2004	7	Typing Error V _{O1} and V _{O2} on Table 6 - Page 6.
21-Dec-2004	8	Table 2 has been updated on GND row.
07-Sep-2006	9	Add value V _O on table 2 and new template.
03-May-2007	10	Order codes has been updated.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

