



# TSX561, TSX562, TSX564, TSX561A, TSX562A, TSX564A

Micropower, wide bandwidth (900 kHz) 16 V CMOS op amps

Datasheet – production data

## Features

- Low power consumption: 235  $\mu$ A typ. at 5 V
- Supply voltage: 3 V to 16 V
- Gain bandwidth product: 900 kHz typ.
- Low offset voltage
  - “A” version: 600  $\mu$ V max.
  - Standard version: 1 mV max.
- Low input bias current: 1 pA typ.
- High tolerance to ESD: 4 kV
- Wide temperature range: -40 to +125 °C
- Automotive qualification
- Tiny packages available
  - SOT23-5
  - DFN8 2 mm x 2 mm, MiniSO8
  - QFN16 3 mm x 3 mm, TSSOP14


## Applications

- Industrial signal conditioning
- Automotive signal conditioning
- Active filtering
- Medical instrumentation
- High impedance sensors

## Description

The TSX56x series of operational amplifiers benefits from STMicroelectronics® 16 V CMOS technology to offer state-of-the-art accuracy and performance in the smallest industrial packages.

The TSX561 device is the single version, the TSX562 device the dual version and the TSX564 device the quad version, with pinouts compatible with industry standards. The TSX56x series offers an outstanding speed/power consumption ratio, 900 kHz gain bandwidth product while consuming only 250  $\mu$ A at 16 V.



The devices are housed in the smallest industrial packages.

These features make the TSX56x family ideal for sensor interfaces and industrial signal conditioning. The wide temperature range and high ESD tolerance ease use in harsh automotive applications.

**Table 1. Device summary**


Version	Standard $V_{io}$	Enhanced $V_{io}$
Single	TSX561	TSX561A
Dual	TSX562	TSX562A
Quad	TSX564	TSX564A

# Contents

<b>1</b>	<b>Pin connections</b> .....	<b>3</b>
<b>2</b>	<b>Absolute maximum ratings and operating conditions</b> .....	<b>4</b>
<b>3</b>	<b>Electrical characteristics</b> .....	<b>5</b>
<b>4</b>	<b>Application information</b> .....	<b>14</b>
4.1	Operating voltages .....	14
4.2	Rail-to-rail input .....	14
4.3	Input offset voltage drift over temperature .....	14
4.4	Long-term input offset voltage drift .....	14
4.5	PCB layouts .....	16
4.6	Macromodel .....	16
<b>5</b>	<b>Package information</b> .....	<b>17</b>
5.1	SOT23-5 package .....	17
5.2	DFN8 2 x 2 package .....	19
5.3	MiniSO8 package .....	21
5.4	QFN16 - 3 x 3 package .....	22
5.5	TSSOP14 package .....	24
<b>6</b>	<b>Ordering information</b> .....	<b>25</b>
<b>7</b>	<b>Revision history</b> .....	<b>25</b>

# 1 Pin connections

Figure 1. Pin connections for each package (top view)



## 2 Absolute maximum ratings and operating conditions

**Table 1. Absolute maximum ratings (AMR)**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	18	V
$V_{id}$	Differential input voltage <sup>(2)</sup>	$\pm V_{CC}$	V
$V_{in}$	Input voltage <sup>(3)</sup>	$V_{CC-} - 0.2$ to $V_{CC+} + 0.2$	V
$I_{in}$	Input current <sup>(4)</sup>	10	mA
$T_{stg}$	Storage temperature	-65 to +150	°C
$R_{thja}$	Thermal resistance junction-to-ambient <sup>(5), (6)</sup>		°C/W
	SOT23-5	250	
	DFN8 2 x 2	57	
	QFN16 3 x 3	45	
	MiniSO8	190	
	TSSOP14	100	
$T_j$	Maximum junction temperature	150	°C
ESD	HBM: human body model <sup>(7)</sup>	4	kV
	MM: machine model for TSX561 <sup>(8)</sup>	200	V
	MM: machine model for TSX562 and TSX564 <sup>(8)</sup>	100	
	CDM: charged device model <sup>(9)</sup>	1.5	kV
	Latch-up immunity	200	mA

1. All voltage values, except differential voltage, are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3.  $V_{CC-} - V_{in}$  must not exceed 18 V,  $V_{in}$  must not exceed 18 V.
4. Input current must be limited by a resistor in series with the inputs.
5. Short-circuits can cause excessive heating and destructive dissipation.
6.  $R_{th}$  are typical values.
7. Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin combinations with other pins floating.
8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.
9. Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to ground.

**Table 2. Operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	3 to 16	V
$V_{icm}$	Common mode input voltage range	$V_{CC-} - 0.1$ to $V_{CC+} + 0.1$	V
$T_{oper}$	Operating free air temperature range	-40 to +125	°C

### 3 Electrical characteristics

**Table 3. Electrical characteristics at  $V_{CC+} = +3.3\text{ V}$  with  $V_{CC-} = 0\text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25\text{ °C}$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{io}$	Offset voltage	TSX56xA, $T = 25\text{ °C}$			600	$\mu\text{V}$
		TSX56xA, $-40\text{ °C} < T < 125\text{ °C}$			1800	
		TSX56x, $T = 25\text{ °C}$			1	mV
		TSX56x, $-40\text{ °C} < T < 125\text{ °C}$			2.2	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	$-40\text{ °C} < T < 125\text{ °C}^{(1)}$		2	12	$\mu\text{V}/\text{°C}$
$I_{io}$	Input offset current ( $V_{out} = V_{CC}/2$ )	$T = 25\text{ °C}$		1	100 <sup>(2)</sup>	pA
		$-40\text{ °C} < T < 125\text{ °C}$		1	200 <sup>(2)</sup>	
$I_{ib}$	Input bias current ( $V_{out} = V_{CC}/2$ )	$T = 25\text{ °C}$		1	100 <sup>(2)</sup>	pA
		$-40\text{ °C} < T < 125\text{ °C}$		1	200 <sup>(2)</sup>	
CMR1	Common mode rejection ratio $CMR = 20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1\text{ V}$ to $V_{CC}-1.5\text{ V}$ , $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	63	80		dB
		$-40\text{ °C} < T < 125\text{ °C}$	59			
CMR2	Common mode rejection ratio $CMR = 20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1\text{ V}$ to $V_{CC}+0.1\text{ V}$ , $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	47	66		dB
		$-40\text{ °C} < T < 125\text{ °C}$	45			
$A_{vd}$	Large signal voltage gain ( $V_{out} = 0.5\text{ V}$ to $(V_{CC} - 0.5\text{ V})$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	85			dB
		$-40\text{ °C} < T < 125\text{ °C}$	83			
$V_{OH}$	High level output voltage ( $V_{OH} = V_{CC} - V_{out}$ )	$T = 25\text{ °C}$			70	mV
		$-40\text{ °C} < T < 125\text{ °C}$			100	
$V_{OL}$	Low level output voltage	$T = 25\text{ °C}$			70	mV
		$-40\text{ °C} < T < 125\text{ °C}$			100	
$I_{out}$	$I_{sink}$ ( $V_{out} = V_{CC}$ )	$T = 25\text{ °C}$	4.3	5.3		mA
		$-40\text{ °C} < T < 125\text{ °C}$	2.5			
	$I_{source}$ ( $V_{out} = 0\text{ V}$ )	$T = 25\text{ °C}$	3.3	4.3		mA
		$-40\text{ °C} < T < 125\text{ °C}$	2.5			
$I_{CC}$	Supply current (per channel, $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$		220	300	$\mu\text{A}$
		$-40\text{ °C} < T < 125\text{ °C}$			350	
<b>AC performance</b>						
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$	600	800		kHz
$F_u$	Unity gain frequency	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		690		kHz
$\Phi_m$	Phase margin	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		55		Degrees

**Table 3. Electrical characteristics at  $V_{CC+} = +3.3$  V with  $V_{CC-} = 0$  V,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25$  °C, and  $R_L = 10$  k $\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified) (continued)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$G_m$	Gain margin	$R_L = 10$ k $\Omega$ , $C_L = 100$ pF		9		dB
SR	Slew rate	$R_L = 10$ k $\Omega$ , $C_L = 100$ pF, $V_{out} = 0.5$ V to $V_{CC} - 0.5$ V		1		V/ $\mu$ s
$\int e_n$	Low-frequency peak-to-peak input noise	Bandwidth: $f = 0.1$ to $10$ Hz		16		$\mu$ V <sub>pp</sub>
$e_n$	Equivalent input noise voltage density	$f = 1$ kHz $f = 10$ kHz		55 29		$\frac{nV}{\sqrt{Hz}}$
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1$ kHz, $R_L = 100$ k $\Omega$ , $V_{icm} = (V_{CC} - 1.5$ V)/2, BW = $22$ kHz, $V_{out} = 1$ V <sub>pp</sub>		0.004		%

1. See [Section 4.3: Input offset voltage drift over temperature on page 14.](#)
2. Guaranteed by design.

**Table 4. Electrical characteristics at  $V_{CC+} = +5$  V with  $V_{CC-} = 0$  V,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25$  °C, and  $R_L = 10$  k $\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{io}$	Offset voltage	TSX56xA, $T = 25$ °C			600	$\mu$ V
		TSX56xA, $-40$ °C < $T$ < $125$ °C			1800	
		TSX56x, $T = 25$ °C			1	mV
		TSX56x, $-40$ °C < $T$ < $125$ °C			2.2	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	$-40$ °C < $T$ < $125$ °C <sup>(1)</sup>		2	12	$\mu$ V/°C
$\Delta V_{io}$	Long-term input offset voltage drift	$T = 25$ °C <sup>(2)</sup>		5		$\frac{nV}{\sqrt{\text{month}}}$
$I_{io}$	Input offset current ( $V_{out} = V_{CC}/2$ )	$T = 25$ °C		1	100 <sup>(3)</sup>	pA
		$-40$ °C < $T$ < $125$ °C		1	200 <sup>(3)</sup>	
$I_{ib}$	Input bias current ( $V_{out} = V_{CC}/2$ )	$T = 25$ °C		1	100 <sup>(3)</sup>	pA
		$-40$ °C < $T$ < $125$ °C		1	200 <sup>(3)</sup>	
CMR1	Common mode rejection ratio CMR = $20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1$ V to $V_{CC} - 1.5$ V, $V_{out} = V_{CC}/2$ , $R_L > 1$ M $\Omega$ )	$T = 25$ °C	66	84		dB
		$-40$ °C < $T$ < $125$ °C	63			
CMR2	Common mode rejection ratio CMR = $20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1$ V to $V_{CC} + 0.1$ V, $V_{out} = V_{CC}/2$ , $R_L > 1$ M $\Omega$ )	$T = 25$ °C	50	69		dB
		$-40$ °C < $T$ < $125$ °C	47			

**Table 4. Electrical characteristics at  $V_{CC+} = +5\text{ V}$  with  $V_{CC-} = 0\text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25\text{ }^\circ\text{C}$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified) (continued)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$A_{vd}$	Large signal voltage gain ( $V_{out} = 0.5\text{ V}$ to $(V_{CC} - 0.5\text{ V})$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ }^\circ\text{C}$	85			dB
		$-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$	83			
$V_{OH}$	High level output voltage ( $V_{OH} = V_{CC} - V_{out}$ )	$R_L = 10\text{ k}\Omega$ $T = 25\text{ }^\circ\text{C}$ $R_L = 10\text{ k}\Omega$ $-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$			70 100	mV
$V_{OL}$	Low level output voltage	$R_L = 10\text{ k}\Omega$ $T = 25\text{ }^\circ\text{C}$ $R_L = 10\text{ k}\Omega$ $-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$			70 100	mV
$I_{out}$	$I_{sink}$	$V_{out} = V_{CC}$ , $T = 25\text{ }^\circ\text{C}$	11	14		mA
		$V_{out} = V_{CC}$ , $-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$	8			
	$I_{source}$	$V_{out} = 0\text{ V}$ , $T = 25\text{ }^\circ\text{C}$	9	12		mA
		$V_{out} = 0\text{ V}$ , $-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$	7			
$I_{CC}$	Supply current (per channel, $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ }^\circ\text{C}$		235	350	$\mu\text{A}$
		$-40\text{ }^\circ\text{C} < T < 125\text{ }^\circ\text{C}$			400	
<b>AC performance</b>						
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$	700	850		kHz
$F_u$	Unity gain frequency	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		730		kHz
$\Phi_m$	Phase margin	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		55		Degrees
$G_m$	Gain margin	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		9		dB
SR	Slew rate	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $V_{out} = 0.5\text{ V}$ to $V_{CC} - 0.5\text{ V}$		1.1		V/ $\mu\text{s}$
$\int e_n$	Low-frequency peak-to-peak input noise	Bandwidth: $f = 0.1$ to $10\text{ Hz}$		15		$\mu\text{V}_{pp}$
$e_n$	Equivalent input noise voltage density	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$		55 29		$\frac{nV}{\sqrt{\text{Hz}}}$
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1\text{ kHz}$ , $R_L = 100\text{ k}\Omega$ , $V_{icm} = (V_{CC} - 1.5\text{ V})/2$ , $BW = 22\text{ kHz}$ , $V_{out} = 2\text{ V}_{pp}$		0.002		%

1. See [Section 4.3: Input offset voltage drift over temperature on page 14](#).
2. Typical value is based on the  $V_{io}$  drift observed after 1000h at  $125\text{ }^\circ\text{C}$  extrapolated to  $25\text{ }^\circ\text{C}$  using the Arrhenius law and assuming an activation energy of  $0.7\text{ eV}$ . The operational amplifier is aged in follower mode configuration.
3. Guaranteed by design.

**Table 5. Electrical characteristics at  $V_{CC+} = +16\text{ V}$  with  $V_{CC-} = 0\text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25\text{ °C}$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
$V_{io}$	Offset voltage	TSX56xA, $T = 25\text{ °C}$			600	$\mu\text{V}$
		TSX56xA, $-40\text{ °C} < T < 125\text{ °C}$			1800	
		TSX56x, $T = 25\text{ °C}$			1	mV
		TSX56x, $-40\text{ °C} < T < 125\text{ °C}$			2.2	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	$-40\text{ °C} < T < 125\text{ °C}^{(1)}$		2	12	$\mu\text{V}/\text{°C}$
$\Delta V_{io}$	Long-term input offset voltage drift	$T = 25\text{ °C}^{(2)}$		1.6		$\frac{\mu\text{V}}{\sqrt{\text{month}}}$
$I_{io}$	Input offset current ( $V_{out} = V_{CC}/2$ )	$T = 25\text{ °C}$		1	100 <sup>(3)</sup>	pA
		$-40\text{ °C} < T < 125\text{ °C}$		1	200 <sup>(3)</sup>	
$I_{ib}$	Input bias current ( $V_{out} = V_{CC}/2$ )	$T = 25\text{ °C}$		1	100 <sup>(3)</sup>	pA
		$-40\text{ °C} < T < 125\text{ °C}$		1	200 <sup>(3)</sup>	
CMR1	Common mode rejection ratio $\text{CMR} = 20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1\text{ V}$ to $V_{CC} - 1.5\text{ V}$ , $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	76	95		dB
		$-40\text{ °C} < T < 125\text{ °C}$	72			
CMR2	Common mode rejection ratio $\text{CMR} = 20 \log (\Delta V_{ic}/\Delta V_{io})$ ( $V_{ic} = -0.1\text{ V}$ to $V_{CC} + 0.1\text{ V}$ , $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	60	78		dB
		$-40\text{ °C} < T < 125\text{ °C}$	56			
SVR	Common mode rejection ratio $20 \log (\Delta V_{CC}/\Delta V_{io})$ ( $V_{CC} = 3\text{ V}$ to $16\text{ V}$ , $V_{out} = V_{icm} = V_{CC}/2$ )	$T = 25\text{ °C}$	76	90		dB
		$-40\text{ °C} < T < 125\text{ °C}$	72			
$A_{vd}$	Large signal voltage gain ( $V_{out} = 0.5\text{ V}$ to $(V_{CC} - 0.5\text{ V})$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$	85			dB
		$-40\text{ °C} < T < 125\text{ °C}$	83			
$V_{OH}$	High level output voltage ( $V_{OH} = V_{CC} - V_{out}$ )	$R_L = 10\text{ k}\Omega$ , $T = 25\text{ °C}$ $R_L = 10\text{ k}\Omega$ , $-40\text{ °C} < T < 125\text{ °C}$			70 100	mV
$V_{OL}$	Low level output voltage	$R_L = 10\text{ k}\Omega$ , $T = 25\text{ °C}$ $R_L = 10\text{ k}\Omega$ , $-40\text{ °C} < T < 125\text{ °C}$			70 100	mV
$I_{out}$	$I_{sink}$	$V_{out} = V_{CC}$ , $T = 25\text{ °C}$	40	92		mA
		$V_{out} = V_{CC}$ , $-40\text{ °C} < T < 125\text{ °C}$	35			
	$I_{source}$	$V_{out} = 0\text{ V}$ , $T = 25\text{ °C}$	30	90		mA
		$V_{out} = 0\text{ V}$ , $-40\text{ °C} < T < 125\text{ °C}$	25			
$I_{CC}$	Supply current (per channel, $V_{out} = V_{CC}/2$ , $R_L > 1\text{ M}\Omega$ )	$T = 25\text{ °C}$		250	360	$\mu\text{A}$
		$-40\text{ °C} < T < 125\text{ °C}$			400	



Table 5. Electrical characteristics at  $V_{CC+} = +16\text{ V}$  with  $V_{CC-} = 0\text{ V}$ ,  $V_{icm} = V_{CC}/2$ ,  $T_{amb} = 25\text{ °C}$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_{CC}/2$  (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>AC performance</b>						
GBP	Gain bandwidth product	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$	750	900		kHz
$F_u$	Unity gain frequency	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		750		kHz
$\Phi_m$	Phase margin	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		55		Degrees
$G_m$	Gain margin	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$		9		dB
SR	Slew rate	$R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $V_{out} = 0.5\text{ V to } V_{CC} - 0.5\text{ V}$		1.1		V/ $\mu$ s
$\int e_n$	Low-frequency peak-to-peak input noise	Bandwidth: $f = 0.1\text{ to } 10\text{ Hz}$		15		$\mu\text{V}_{pp}$
$e_n$	Equivalent input noise voltage density	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$		48 27		$\frac{nV}{\sqrt{Hz}}$
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1\text{ kHz}$ , $R_L = 100\text{ k}\Omega$ , $V_{icm} = (V_{CC} - 1.5\text{ V})/2$ , BW = 22 kHz, $V_{out} = 5\text{ V}_{pp}$		0.0005		%

1. See [Section 4.3: Input offset voltage drift over temperature on page 14](#).
2. Typical value is based on the  $V_{io}$  drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.
3. Guaranteed by design.

Figure 2. Supply current vs. supply voltage at  $V_{icm} = V_{CC}/2$




Figure 3. Input offset voltage distribution at  $V_{CC} = 16\text{ V}$  and  $V_{icm} = 8\text{ V}$




Figure 4. Input offset voltage temperature coefficient distribution at  $V_{CC} = 16\text{ V}$  and  $V_{icm} = 8\text{ V}$




Figure 5. Input offset voltage vs. input common mode voltage at  $V_{CC} = 12\text{ V}$




Figure 6. Input offset voltage vs. temperature at  $V_{CC} = 16\text{ V}$




Figure 7. Output current vs. output voltage at  $V_{CC} = 3.3\text{ V}$




Figure 8. Output current vs. output voltage at  $V_{CC} = 5\text{ V}$




Figure 9. Output current vs. output voltage at  $V_{CC} = 16\text{ V}$




Figure 10. Bode diagram at  $V_{CC} = 3.3\text{ V}$




Figure 11. Bode diagram at  $V_{CC} = 5\text{ V}$




Figure 12. Bode diagram at  $V_{CC} = 16\text{ V}$




Figure 13. Phase margin vs. capacitive load at  $V_{CC} = 12\text{ V}$




Figure 14. GBP vs. input common mode voltage at  $V_{CC} = 12\text{ V}$




Figure 15.  $A_{Vd}$  vs. input common mode voltage at  $V_{CC} = 12\text{ V}$




Figure 16. Slew rate vs. supply voltage




Figure 17. Noise vs. frequency at  $V_{CC} = 3.3\text{ V}$




Figure 18. Noise vs. frequency at  $V_{CC} = 5\text{ V}$




Figure 19. Noise vs. frequency at  $V_{CC} = 16\text{ V}$




Figure 20. Distortion + noise vs. output voltage amplitude




Figure 21. Distortion + noise vs. amplitude at  $V_{icm} = V_{CC}/2$  and  $V_{CC} = 12\text{ V}$





Figure 22. Distortion + noise vs. frequency



## 4 Application information

### 4.1 Operating voltages

The amplifiers of the TSX56x series can operate from 3 to 16 V. The parameters are fully specified at 3.3, 5 and 16 V power supplies. However, the parameters are very stable in the full  $V_{CC}$  range. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to +125 °C.

### 4.2 Rail-to-rail input

The TSX56x devices are built with two complementary PMOS and NMOS input differential pairs. The devices have a rail-to-rail input, and the input common mode range is extended from  $V_{CC-} - 0.1$  V to  $V_{CC+} + 0.1$  V. However, the performance of these devices is clearly optimized for the PMOS differential pairs (which means from  $V_{CC-} - 0.1$  V to  $V_{CC+} - 1.5$  V).

Beyond  $V_{CC+} - 1.5$  V, the operational amplifiers are still functional but with degraded performance, as can be observed in the electrical characteristics section of this datasheet (mainly  $V_{io}$ , and GBP). These performances are suitable for a number of applications needing to be rail-to-rail.

The devices are designed to prevent phase reversal.

### 4.3 Input offset voltage drift over temperature

The maximum input voltage drift over the temperature variation is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effects of temperature variations.

The maximum input voltage drift over temperature is computed in [Equation 1](#):

#### Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25^\circ \text{C})}{T - 25^\circ \text{C}} \right|$$

with  $T = -40$  °C and 125 °C.

The datasheet maximum value is guaranteed by measurement on a representative sample size ensuring a Cpk greater than 2.

### 4.4 Long-term input offset voltage drift

In a product reliability evaluation, two types of stress acceleration are usable:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on the JEDEC results, and is defined by:

**Equation 2**

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

where:

$A_{FV}$  is the voltage acceleration factor

$\beta$  is the voltage acceleration constant in  $1/V$ , constant technology parameter

$V_S$  is the stress voltage used for the accelerated test

$V_U$  is the used voltage for the application

The temperature acceleration is driven by the Arrhenius model, and is defined by:

**Equation 3**

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left( \frac{1}{T_U} - \frac{1}{T_S} \right)}$$

where:

$A_{FT}$  is the temperature acceleration factor

$E_a$  is the activation energy of the technology based on failure rate

$k$  is the Boltzmann's constant

$T_U$  is the temperature of the die when  $V_U$  is used

$T_S$  is the temperature of the die under temperature stress

The final acceleration factor,  $A_F$  is the multiplication of these two acceleration factors, which is:

**Equation 4**

$$A_F = A_{FT} \times A_{FV}$$

Based on this  $A_F$  calculated following the defined usage temperature and usage voltage of the product, the 1000h duration of the stress corresponds to a number of equivalent months of usage.

**Equation 5**

$$\text{Months} = A_F \times 1000\text{h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$$

For the operational amplifier, a follower stress condition is used for the reliability evaluation, with  $V_{CC}$  defined in function of the maximum operating voltage and the absolute maximum rating (as recommended by the JEDEC standards).

The  $V_{io}$  drift, in  $\mu\text{V}$ , of the product after 1000h duration of stress is tracked with parameters at different measurement conditions, as for example:

**Equation 6**

$$V_{CC} = \max. V_{op} \text{ with } V_{icm} = V_{CC}/2.$$

Finally, knowing the calculated number of months and with the measured drift value of the  $V_{io}$  (corresponding to the electrical characteristics of the respective table) after 1000h duration of stress, the ratio of the  $V_{io}$  drift over the square of months,  $\Delta V_{io}$  in  $\mu\text{V}/\sqrt{\text{month}}$ , is defined as the long-term drift parameter, the parameter estimating the reliability performance of the product.

**Equation 7**

$$\Delta V_{io} = V_{io} \text{ drift} / \sqrt{\text{months}}$$

## 4.5 PCB layouts

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

## 4.6 Macromodel

Accurate macromodels of the TSX56x devices are available on the STMicroelectronics website at [www.st.com](http://www.st.com). This model is a trade-off between accuracy and complexity (that is, time simulation) of the TSX56x operational amplifiers. It emulates the nominal performance of a typical device within the specified operating conditions mentioned in the datasheet. It also helps to validate a design approach and to select the right operational amplifier, *but it does not replace onboard measurements*.



## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 5.1 SOT23-5 package

Figure 23. SOT23-5 - lead small outline transistor package outline





Table 6. SOT23-5 - lead small outline transistor package mechanical data

Symbol	Dimensions					
	Millimeters			Inches		
	Typ.	Min.	Max.	Typ.	Min.	Max.
A			1.45			0.057
A1		0.00	0.15		0.000	0.006
A2	1.15	0.90	1.30	0.045	0.035	0.051
b		0.30	0.50		0.012	0.020
c		0.08	0.22		0.003	0.009
D	2.90			0.114		
E	2.80			0.110		
E1	1.60			0.063		
e	0.95			0.037		
e1	1.90			0.075		
L	0.45	0.30	0.60	0.018	0.012	0.024
θ	4	0	8	4	0	8
N	5			5		

Figure 24. SOT23-5 - lead small outline transistor recommended footprint



## 5.2 DFN8 2 x 2 package

Figure 25. DFN8 2 x 2 x 0.6, 8 pitch, 0.5 mm package outline





Table 7. DFN8 2 x 2 x 0.6, 8 pitch, 0.5 mm package mechanical data

Symbol	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.51	0.55	0.60	0.020	0.022	0.024
A1			0.05			0.002
A3		0.15			0.006	
b	0.18	0.25	0.30	0.007	0.010	0.012
D	1.85	2.00	2.15	0.073	0.079	0.085
D2	1.45	1.60	1.70	0.057	0.063	0.067
E	1.85	2.00	2.15	0.073	0.079	0.085
E2	0.75	0.90	1.00	0.030	0.035	0.039
e		0.50			0.020	
L			0.50			0.020
ddd			0.08			0.003

Figure 26. DFN8 2 x 2 0.6, 8 pitch, 0.5 mm footprint recommendation



### 5.3 MiniSO8 package

Figure 27. MiniSO8 package outline





Table 8. MiniSO8 package mechanical data

Symbol	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
<b>A</b>			1.10			0.043
<b>A1</b>	0		0.15	0		0.006
<b>A2</b>	0.75	0.85	0.95	0.030	0.033	0.037
<b>b</b>	0.22		0.40	0.009		0.016
<b>c</b>	0.08		0.23	0.003		0.009
<b>D</b>	2.80	3.00	3.20	0.11	0.118	0.126
<b>E</b>	4.65	4.90	5.15	0.183	0.193	0.203
<b>E1</b>	2.80	3.00	3.10	0.11	0.118	0.122
<b>e</b>		0.65			0.026	
<b>L</b>	0.40	0.60	0.80	0.016	0.024	0.031
<b>L1</b>		0.95			0.037	
<b>L2</b>		0.25			0.010	
<b>k</b>	0°		8°	0°		8°
<b>ccc</b>			0.10			0.004

### 5.4 QFN16 - 3 x 3 package

Figure 28. QFN16 - 3 x 3 x 0.9 mm, pad 1.7 - package outline





### 5.5 TSSOP14 package

Figure 30. TSSOP14 body 4.40 mm, lead pitch 0.65 mm - package outline




Table 10. TSSOP14 body 4.40 mm, lead pitch 0.65 mm - package mechanical data

Symbol	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
<b>A</b>			1.20			0.047
<b>A1</b>	0.05		0.15	0.002	0.004	0.006
<b>A2</b>	0.80	1.00	1.05	0.031	0.039	0.041
<b>b</b>	0.19		0.30	0.007		0.012
<b>c</b>	0.09		0.20	0.004		0.0089
<b>D</b>	4.90	5.00	5.10	0.193	0.197	0.201
<b>E</b>	6.20	6.40	6.60	0.244	0.252	0.260
<b>E1</b>	4.30	4.40	4.50	0.169	0.173	0.176
<b>e</b>		0.65			0.0256 BSC	
<b>L</b>	0.45	0.60	0.75			
<b>L1</b>		1.00				
<b>k</b>	0°		8°	0°		8°
<b>aaa</b>			0.10	0.018	0.024	0.030



## 6 Ordering information

Table 11. Order codes

Order code	Temperature range	Channel number	Package	Packaging	Marking
TSX561ILT	-40 to 125 °C	1	SOT23-5	Tape and reel	K23
TSX562IQ2T		2	DFN8 2 x 2		K23
TSX562IST		2	MiniSO8		K23
TSX564IQ4T		4	QFN16 3 x 3		K23
TSX564IPT		4	TSSOP14		TSX564I
TSX561IYLT	-40 to 125 °C automotive grade <sup>(1)</sup>	1	SOT23-5	Tape and reel	K116
TSX562IYST		2	MiniSO8		K116
TSX564IYPT		4	TSSOP14		TSX564IY
TSX561AILT	-40 to 125 °C	1	SOT23-5	Tape and reel	K117
TSX562AIST		2	MiniSO8		K117
TSX564AIPT		4	TSSOP14		TSX564AI
TSX561AIYLT	-40 to 125 °C automotive grade <sup>(1)</sup>	1	SOT23-5	Tape and reel	K118
TSX562AIYST		2	MiniSO8		K118
TSX564AIYPT		4	TSSOP14		TSX564AIY

1. Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent are ongoing.

## 7 Revision history

Table 12. Document revision history

Date	Revision	Changes
06-Jun-2012	1	Initial release.
18-Sep-2012	2	Added TSX562, TSX564, TSX562A, and TSX564A devices. Updated <a href="#">Features</a> , <a href="#">Description</a> , <a href="#">Figure 1</a> , <a href="#">Table 1</a> (added DFN8, MiniSO8, QFN16, and TSSOP14 package). Updated <a href="#">Table 1</a> (updated ESD MM values). Updated <a href="#">Table 3</a> and <a href="#">Table 4</a> (added footnotes), <a href="#">Section 5</a> (added <a href="#">Figure 25</a> to <a href="#">Figure 30</a> and <a href="#">Table 7</a> to <a href="#">Table 10</a> ), <a href="#">Table 11</a> (added dual and quad devices). Minor corrections throughout document.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)