

MR27T12800J

8M-Word × 16-Bit or 16M-Word × 8-Bit **P2ROM**

FEATURES

· 8,388,608-word × 16-bit/16,777,216-word × 8-bit electrically switchable configuration

- Access time
 - MR27T12800J-xxxTN, MR27T12800J-xxxTY
 - 2.7 V to 3.6 V power supply 90 ns MAX
 - MR27T12800J-xxxTNE, MR27T12800J-xxxTYE
 - 2.7 V to 3.0 V power supply 120 ns MAX
 - 3.0 V to 3.6 V power supply 100 ns MAX
- Operating current 25 mA MAX(5MHz)
- Standby current 10 μA MAX
- Input/Output TTL compatible
- Three-state output

PACKAGES



- MR27T12800J-xxxTN, MR27T12800J-xxxTNE
48-pin plastic TSOP (TSOP I 48-P-1220-0.50-1K)
- MR27T12800J-xxxTY, MR27T12800J-xxxTYE
48-pin plastic TSOP (TSOP I 48-P-1220-0.50-L)

P2ROM ADVANCED TECHNOLOGY


P2ROM stands for Production Programmed ROM. This exclusive LAPIS Semiconductor technology utilizes factory test equipment for programming the customers code into the P2ROM prior to final production testing. Advancements in this technology allows production costs to be equivalent to MASKROM and has many advantages and added benefits over the other non-volatile technologies, which include the following;

- **Short lead time**, since the P2ROM is programmed at the final stage of the production process, a large P2ROM inventory "bank system" of un-programmed packaged products are maintained to provide an aggressive lead-time and minimize liability as a custom product.
- **No mask charge**, since P2ROMs do not utilize a custom mask for storing customer code, no mask charges apply.
- **No additional programming charge**, unlike Flash and OTP that require additional programming and handling costs, the P2ROM already has the code loaded at the factory with minimal effect on the production throughput. The cost is included in the unit price.
- **Custom Marking is** available at no additional charge.
- **Pin Compatible with Mask ROM**

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



In 8-bit output mode, these pins are placed in a high-Z state and pin D15 functions as the A-1 address pin.

PIN DESCRIPTIONS

Pin name	Functions
D15 / A-1	Data output / Address input
A0 to A22	Address inputs
D0 to D14	Data outputs
CE#	Chip enable input
OE#	Output enable input
BYTE#	Word / Byte select input
V _{CC}	Power supply voltage
V _{SS}	Ground

FUNCTION TABLE

Mode	CE#	OE#	BYTE#	V _{CC}	D0 to D7	D8 to D14	D15/A-1
Read (16-Bit)	L	L	H	2.7 V to 3.6 V	D _{OUT}		
Read (8-Bit)	L	L	L		D _{OUT}	Hi-Z	L/H
Output disable	L	H	H		Hi-Z		
			L			*	
Standby	H	*	H		Hi-Z		
			L			*	

*: Don't Care (H or L)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	T _a	—	0 to 70	°C
Storage temperature	T _{stg}		-55 to 125	°C
Input voltage	V _I	relative to V _{SS}	-0.5 to V _{CC} +0.5	V
Output voltage	V _O		-0.5 to V _{CC} +0.5	V
Power supply voltage	V _{CC}		-0.5 to 5	V
Power dissipation per package	P _D	T _a = 25°C	1.0	W
Output short circuit current	I _{OS}	—	10	mA

RECOMMENDED OPERATING CONDITIONS

(T_a = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
V _{CC} power supply voltage	V _{CC}	V _{CC} = 2.7 to 3.6 V	2.7	—	3.6	V
Input "H" level	V _{IH}		2.2	—	V _{CC} +0.5*	V
Input "L" level	V _{IL}		-0.5**	—	0.6	V

Voltage is relative to V_{SS}.

* : V_{CC}+1.5V(Max.) when pulse width of overshoot is less than 10ns.

** : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

PIN CAPACITANCE

(V_{CC} = 3.0 V, T_a = 25°C, f = 1 MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input	C _{IN1}	V _I = 0 V	—	—	8	pF
BYTE#	C _{IN2}		—	—	200	
Output	C _{OUT}	V _O = 0 V	—	—	10	

ELECTRICAL CHARACTERISTICS**DC CHARACTERISTICS**(V_{CC} = 2.7 to 3.6 V, T_a = 0 to 70°C)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input leakage current	I _{LI}	V _I = 0 to V _{CC}	—	—	5	μA
Output leakage current	I _{LO}	V _O = 0 to V _{CC}	—	—	5	μA
V _{CC} power supply current (Standby)	I _{CCSC}	CE# = V _{CC}	—	—	10	μA
	I _{CCST}	CE# = V _{IH}	—	—	1	mA
V _{CC} power supply current (Read)	I _{CCA}	CE# = V _{IL} , OE# = V _{IH} f=5MHz			25	mA
Input "H" level	V _{IH}	—	2.2	—	V _{CC} +0.5*	V
Input "L" level	V _{IL}	—	-0.5**	—	0.6	V
Output "H" level	V _{OH}	I _{OH} = -1 mA	2.4	—	—	V
Output "L" level	V _{OL}	I _{OL} = 2 mA	—	—	0.4	V

Voltage is relative to V_{SS}.* : V_{CC}+1.5V(Max.) when pulse width of overshoot is less than 10ns.


** : -1.5V(Min.) when pulse width of undershoot is less than 10ns.

TIMING CHART (READ CYCLE)

16-Bit READ MODE (BYTE# = V_{IH})




8-BIT READ MODE (BYTE# = V_{IL})



PACKAGE DIMENSIONS

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact LAPIS Semiconductor's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact LAPIS Semiconductor's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDR27T12800J-02-01	July. 2002	–	–	
FEDR27T12800J-02-02	Jan. 2003	1, 5	1, 5	Change tC, tACC, tCE to 120ns
FEDR27T12800J-02-03	Jan. 2003	1	1	Added P/N to MR27T12800J-xxxTNE
FEDR27T12800J-02-04	Feb. 2003	1, 5	1, 5	Added MR27T12800J-xxxTY
FEDR27T12800J-02-05	Mar. 10, 2003	1, 5	1, 5	1.Change tC, tACC, tCE to 90ns(MR27T12800J-xxxTY) 2. Added MR27T12800J-xxxTYE
FEDR27T12800J-02-06	Jun. 4, 2003	3, 4, 5	3, 4, 5	Change Ta to 0°C
FEDR27T12800J-02-07	Jul. 9, 2004	3	3	Add P _D condition and I _{OS} = 10mA

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2004 - 2011 LAPIS Semiconductor Co., Ltd.