

Issue Date: Feb. 9, 2011

ML22Q563-NNNMB/ML22Q563-xxxMB/ML2256X-xxxMB Datasheet

2-Channel Mixing Speech Synthesis LSI with Built-in FLASH/MASK ROM

GENERAL DESCRIPTION

The ML22Q563-NNN, ML22Q563-xxx and ML2256X-xxx are 2-channel mixing speech synthesis LSIs with built-in FLASH/MASK ROM for voice data. These LSIs incorporate into them an HQ-ADPCM decoder that enables high sound quality, 16-bit D/A converter, low-pass filter, and 1.0 W monaural speaker amplifier for driving speakers. Since functions necessary for voice output are all integrated into a single chip, a system can be upgraded with audio features by only using one of these LSIs.

• Capacity of internal memory and the maximum voice production time (when HQ-ADPCM^{*1} method used)

Product name	ROM capacity	Maximum voice production time (sec)			
	KOW Capacity	f _{sam} = 8.0 kHz	f _{sam} = 16.0 kHz	f _{sam} = 32.0 kHz	
ML22Q563-NNN ML22Q563-xxx ML22563-xxx	4 Mbits	161	80	40	
ML22562-xxx	2 Mbits	79	39	19	

FEATURES

• Speech synthesis method: Can be specified for each phrase.

HQ-ADPCM / 8-bit non-linear PCM / 8-bit PCM / 16-bit PCM

• Sampling frequency: Can be specified for each phrase.

12.0/24.0/48.0 kHz, 8.0 / 16.0/32.0 kHz, 6.4/12.8/25.6 kHz

• Built-in low-pass filter and 16-bit D/A converter

• Built-in speaker driver amplifier: 1.0 W, 8Ω (at DV_{DD} = 5 V)

• External analog voice input (built-in analog mixing function)

CPU command interface: Clock synchronous serial interface
 Maximum number of phrases: 1024 phrases, from 000h to 3FFh

• Edit ROM

• Volume control: CVOL command: Adjustable through 32 levels (including OFF)

AVOL command: Adjustable through 50 levels (including OFF)

• Repeat function: LOOP command

• Channel mixing function: 2channels

• Power supply voltage detection function: Can be controlled at six levels from 2.7 to 4.0 V (including the

OFF setting)

Source oscillation frequency:
Power supply voltage:
2.7 to 5.5 V

• Operating temperature range: $-40^{\circ}\text{C to } +85^{\circ}\text{C}^{*2}$

Package: 30-pin plastic SSOP(P-SSOP30-56-0.65-6K-MC)
 Product name: ML22Q563-NNNMB/ML22Q563-xxxMB
 ML22563-xxxMB/ML22562-xxxMB

ML22563-xxxMB/ML22562-xxxMB ("xxx" denotes ROM code number)



HQ-ADPCM is a high sound quality audio compression technology of "Ky's". "Ky's" is a Registered trademark of National Universities corporate Kyushu Institute of Technology


X2 The limitation on the operation time changes by the using condition. (Refer to Page62)

The table below summarizes the differences between the exsisting speech synthesis LSIs (ML225X and ML2282X) and the ML22Q563/ML2256X.


Item	ML225X	ML2282X	ML22Q563	ML2256X
CPU interface	Parallel/Serial	Serial/I2C	Serial	←
ROM type	MASK	P2ROM	FLASH	MASK
ROM capacity	3/4/6 Mbits	4/8/16 Mbits	4 Mbits	2/4 Mbits
Playback method	2-bit ADPCM2 4-bit ADPCM2 8-bit straight PCM 8-bit non-linear PCM 16-bit straight PCM	4-bit ADPCM2 8-bit straight PCM 8-bit non-linear PCM 16-bit straight PCM	HQ-ADPCM 8-bit straight PCM 8-bit non-linear PCM 16-bit straight PCM	HQ-ADPCM 8-bit straight PCM 8-bit non-linear PCM 16-bit straight PCM
Maximum number of phrases	256	1024	←	←
Sampling frequency (kHz)	4.0/5.3/6.4/8.0/ 10.7/12.0/12.8/ 16.0/21.3/24.0/ 25.6/32.0/48.0	←	6.4/8.0/12.0/ 12.8/16.0/24.0/ 25.6/32.0/48.0	←
Clock frequency	4.096 MHz (has a crystal oscillator circuit built-in)	←	←	←
D/A converter	14-bit voltage-type	16-bit voltage-type	←	←
Low-pass filter	FIR interpolation filter	FIR interpolation filter (SRC)	FIR interpolation filter (High-pass interpolation)	←
Speaker driving amplifier	No	Built-in 0.7 W $(8\Omega, DV_{DD} = 5 V)$	Built-in 1.0 W (8Ω, DV _{DD} = 5 V)	←
Simultaneous sound production function (mixing function)	2-channel	←	←	←
Edit ROM	Yes	←	←	←
Volume control	29 levels	32 levels	←	←
Silence insertion	20 to 1024 ms (4 ms steps)	←	←	←
Repeat function	Yes	←	←	←
External analog input	No	Yes	←	←
External speech data input	Yes	No	←	←
Interval at which a seam is silent during continuous playback	No	←	←	←
Power supply voltage	2.7 V to 5.5 V	←	←	←
Ambient temperature	–40°C to +105°C	–40°C to +85°C	←	←
Package	44-pin QFP	30-pin SSOP	←	←

BLOCK DIAGRAM

The block diagrams of the ML22Q563-NNN/ML22Q563-xxx/ML2256X-xxx are shown below.




Block Diagram of ML22Q563-NNN/ML22Q563-xxx



Block Diagram of ML2256X-xxx

PIN CONFIGURATION (TOP VIEW)


ML22Q563-NNN/ML22Q563-xxx



30-Pin Plastic SSOP

NC: Unused pin

● ML2256X -xxx



NC: Unused pin

30-Pin Plastic SSOP

PIN DESCRIPTION (1)

Pin	Symbol	I/O	Attribute	Description	Attribute	Initial value
1	AIN	I	_	Speaker amplifier input pin.	analog	0
2	SG	0		Built-in speaker amplifier's reference voltage output pin. Connect a capacitor of 0.1 μF or more between this pin and DGND.	analog	0
3*2	V_{DDR}	0	_	$2.5\ V$ regulator output pin. Acts as an internal power supply (for ROM). Connect a capacitor of 10 μF or more between this pin and DGND.	analog	0
4,18	DV_DD		_	Digital power supply pin. Connect a bypass capacitor of $10\mu F$ or more between this pin and DGND.	power	
5,15	DGND	-	_	Digital ground pin	gnd	
6	V_{DDL}	0	_	2.5 V regulator output pin. Acts as an internal power supply (for logic). Connect a capacitor of 10 μF or more between this pin and DGND.	power	0
7	DIPH	I	Positive	Serial interface switching pin. Pin for choosing between rising edges and falling edges as to the edges of the SCK pulses used for shifting serial data input to the SI pin into the inside of the LSI. When this pin is at a "L" level, SI input data is shifted into the LSI on the rising edges of the SCK clock pulses and a status signal is output from the SO pin on the falling edges of the SCK clock pulses. When this pin is at a "H" level, SI input data is shifted into the LSI on the falling edges of the SCK clock pulses and a status signal is output from the SO pin on the rising edges of the SCK clock pulses.	digital	0
8	STATUS	0	Positive	Channel status output pin. Outputs the BUSYB or NCR signal for each channel by inputting the OUTSTAT command.	digital	1
9	ERR	0	Positive	Error output pin. Outputs a "H" level if an error occurs.	digital	0
10	CSB	I	Negative	Chip select pin. A "L" level on this pin accepts the SCK or SI inputs. When this pin is at a "H" level, neither the SCK nor SI signal is input to the LSI.	digital	1
11	SCK		Positive	Synchronous serial clock input pin.	clk	0
12	SI	I	_	Synchronous serial data input pin. When the DIPH pin is at a "L" level, data is shifted in on the rising edges of the SCK clock pulses. When the DIPH pin is at a "H" level, data is shifted in on the falling edges of the SCK clock pulses.	digital	0
13	SO	0	Positive	Channel status serial output pin. Outputs a status signal on the falling edges of the SCK clock pulses when the DIPH pin is at a "L" level; outputs a status signal on the rising edges of the SCK clock pulses when the DIPH pin is at a "H" level. When the CSB pin is at a "L" level, the status of each channel is output serially in sync with the SCK clock. When the CSB pin is at a "H" level, this pin goes into a high impedance state.	digital	Hi-Z

PIN DESCRIPTION (2)

Pin	Symbol	I/O	Attribute	Description	Attribute	Initial value ^(*1)
14	CBUSYB	0	Negative	Command processing status signal output pin. This pin outputs a "L" level during command processing. Be sure to enter commands with the CBUSYB pin driven at a "H" level.	digital	0 ^(*1)
16	ХТВ	0	Negative	Connects to a crystal or a ceramic resonator. When using an external clock, leave this pin open. If a crystal or a ceramic resonator is used, connect it as close to the LSI as possible.	clk	1
17	ХТ	I	Positive	Connects to a crystal or a ceramic resonator. A feedback resistor of around 1 $M\Omega$ is built in between this XT pin and the XTB pin. When using an external clock, input the clock from this pin. If a crystal or a ceramic resonator is used, connect it as close to the LSI as possible.	clk	0
19* ²	V_{PP}	ı	_	Pin for FLASH analysis. Should be connected to DGND.	analog	0
20	RESETB	I	Negative	Reset input pin. At "L" level input, the LSI enters the initial state. After a reset input, the entire circuit is stopped and enters a power down state. Upon power-on, input a "L" level to this pin. After the power supply voltage is stabilized, drive this pin at a "H" level. This pin has a pull-up resistor built in.	digital	0 ^(*1)
21	TESTIO (MODE)	I	Positive	Input pin for testing. Also acts as a Flash rewrite enable pin. Has a pull-down resistor built in.	digital	0
22	TESTI1 (nTRST)	I	Negative	Used as either an input pin for testing or a reset input pin for Flash rewriting. Has a pull-down resistor built in.	digital	0
23*2	TESTI2 (TMS)	I	Positive	Used as either an input pin for testing or a state transition pin for Flash rewriting. Has a pull-up resistor built in.	digital	1
24* ²	TESTI3 (TDI)	I	Positive	Used as either an input pin for testing or a data input pin for Flash rewriting. Has a pull-up resistor built in.	digital	1
25* ²	TESTI4 (TCK)	I	Positive	Used as either an input pin for testing or a clock input pin for Flash rewriting. Has a pull-up resistor built in.	digital	0
26* ²	TESTO (TSO)	0	Positive	Used as either an output pin for testing or a data output pin for Flash rewriting.	digital	Hi-Z
27	SPM	0	_	Output pin of the built-in speaker amplifier.	analog	Hi-Z
28	SPP	0	_	Output pin of the built-in speaker amplifier. Can be configured as an AOUT amplifier output by command setting.	analog	0
29	SPGND		_	Speaker amplifier ground pin.	gnd	_
30	SPV _{DD}	_	_	Speaker amplifier power supply pin. Connect a bypass capacitor of $10\mu F$ or more between this pin and SPGND.	power	_

^{*1:} Indicates the initial value at reset input or during power down.
*2: These are NC pins in the ML2256X.

ABSOLUTE MAXIMUM RATINGS

DGND = SPGND = 0 V, Ta = 25°C

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	DV _{DD} SPV _{DD}	_	-0.3 to +7.0	V
Input voltage	V _{IN}	_	-0.3 to DV _{DD} +0.3	V
Power dissipation	P _D	When the LSI is mounted on JEDEC 4-layer board. When SPV _{DD} = 5V	1000	mW
Output short-circuit current	1	Applies to all pins except SPM, SPP, V _{DDL} , and V _{DDR} .	10	mA
	los	Applies to SPM and SPP pins.	500	mA
		Applies to V_{DDL} and V_{DDR} pins.	50	mA
Storage temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

DGND = SPGND = 0 V

Parameter	Symbol	Condition	Range			Unit
DV _{DD} , SPV _{DD} Power supply voltage	DV _{DD} SPV _{DD}	_	2.7 to 5.5			V
Operating temperature	Тор	_	-40 to +85			°C
Master clock frequency	fosc	_	Min. 3.5	Typ. 4.096	Max. 4.5	MHz

FLASH Conditions

DGND = SPGND = 0 V

Parameter	Symbol	Condition	Range	Unit
Operating temperature	Т	At write/erase	0 to +70	°C
	T _{OP}	At read	-40 to +85	°C
Maximum rewrite count	C _{EP}		10	times
Data retention period	Y _{DR}	_	10	years

ELECTRICAL CHARACTERISTICS

DC Characteristics (3 V)

$DV_{DD} = SPV_{DD} =$	2.7 to 3.6 V	', DGND = SPGND :	= 0 V. Ta =	-40 to +85°C

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" input voltage	V _{IH}	_	0.86×DV _{DD}	— — — — — — — — — — — — — — — — — — —	DV _{DD}	V
"L" input voltage	V _{IL}	_	0	_	0.14×DV _{DD}	V
"H" output voltage 1	V_{OH1}	$I_{OH} = -1 \text{ mA}$	DV _{DD} - 0.4	_	_	V
"H" output voltage 2 (*1)	V _{OH2}	I _{OH} = -50 μA	DV _{DD} - 0.4	_	_	V
"L" output voltage 1	V _{OL1}	I _{OL} = 2 mA	_		0.4	V
"L" output voltage 2 (*1)	V_{OL2}	I _{OL} = 50 μA		-	0.4	V
Output leakage current(*2)	Іоон	VOH = DV _{DD} (CSB="H")			10	μA
Output leakage current(2)	I _{OOL}	VOL = DGND(CSB="H")	-10	_		μA
"H" input current 1	I _{IH1}	$V_{IH} = DV_{DD}$		-	10	μA
"H" input current 2 (*3)	I _{IH2}	$V_{IH} = DV_{DD}$	0.3	2.0	15	μA
"H" input current 3 (*4)	I _{IH3}	$V_{IH} = DV_{DD}$	2	30	200	μA
"L" input current 1	I _{IL1}	V _{IL} = DGND	-10	-	_	μA
"L" input current 2 (*3)	I _{IL2}	V _{IL} = DGND	-15	-2.0	-0.3	μA
"L" input current 3 (*5)	I _{IL3}	V _{IL} = DGND	-200	-30	-2	μA
Supply current during playback 1	I _{DD1}	f _{OSC} = 4.096 MHz fs=48kHz, f=1kHz, When 16bitPCM Playback No output load	ı	ı	41	mA
Supply current during playback 2	I _{DD2}	f _{OSC} = 4.096 MHz During silence playback No output load	_	_	38	mA
Power-down supply	lana.	Ta = -40 to +55°C			10	μA
current (*6)	I _{DDS1}	Ta = -40 to +85°C	_	_	20	μA
Power-down supply	I _{DDS1}	Ta = -40 to +55°C	_		50	μA
current (*7)	מטטי	Ta = $-40 \text{ to } +85^{\circ}\text{C}$	_	_	100	μA

^{*1:} Applies to the XTB pin.

^{*2:} Applies to the SO and TESTO pins.

^{*3:} Applies to the XT pin.

^{*4:} Applies to the TESTI0 and TESTI1 pins.

^{*5:} Applies to the RESETB, TEST2, TEST3 and TEST4 pins.

^{*6:} Applies to the ML2256X.

^{*7:} Applies to the ML22Q563.

DC Characteristics (5 V)

D) (OD) (
$DV_{DD} = SPV_{DD} =$	4.5 to 5.5 \	/. DGND = SPG	iND = 0 V. Ta	= -40 to +85°C

"H" input voltage V _{IH} — 0.8×DV _{DD} — DV _{DD} V "L" input voltage V _{IL} — 0 — 0.2×DV _{DD} V "H" output voltage 1 V _{OH1} I _{OH} = -1 mA DV _{DD} -0.4 — — V "H" output voltage 2 (*1) V _{OH2} I _{OH} = -50 μA DV _{DD} -0.4 — — V "L" output voltage 1 V _{OL1} I _{OL} = 2 mA — — 0.4 V Output leakage current(*2) I _{OOL} VOL = DGND (CSB="H") — — 10 μA "L" output voltage 2 (*1) V _{OL2} I _{OL} = 50 μA — — 0.4 V "H" input current 1 I _{IH1} V _{IH} = DV _{DD} — — 10 μA "H" input current 2 (*3) I _{IH2} V _{IH} = DV _{DD} 0.8 5 20 μA "H" input current 3 (*4) I _{IH3} V _{IH} = DV _{DD} 20 100 400 μA "L" input current 2 (*3) I _{IL2} V _{IL} = DGND <th></th> <th></th> <th>DVDD = 3F VDD = 4.5 to 5.</th> <th>· ·</th> <th></th> <th></th> <th></th>			DVDD = 3F VDD = 4.5 to 5.	· ·			
"L" input voltage	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" output voltage 1			_	$0.8 \times DV_{DD}$	_		V
"H" output voltage 2 (*1) V _{OH2} I _{OH} = -50 μA DV _{DD} -0.4 — 0.4 V "L" output voltage 1 V _{OL1} I _{OL} = 2 mA — 0.4 V Output leakage I _{OOH} VOH = DV _{DD} (CSB="H") — 10 μA current(*2) I _{OOL} VOL = DGND (CSB="H") — 0.4 V "H" input current 1 I _{IH1} V _{IH} = DV _{DD} — 10 μA "H" input current 2 (*3) I _{IH2} V _{IH} = DV _{DD} 0.8 5 20 μA "H" input current 3 (*4) I _{IH3} V _{IH} = DV _{DD} 20 100 400 μA "L" input current 1 I _{IL1} V _{IL} = DGND — 10 — μA "L" input current 2 (*3) I _{IL2} V _{IL} = DGND — 10 — μA "L" input current 3 (*5) I _{IL3} V _{IL} = DGND — 20 -5.0 — 0.8 μA "L" input current 3 (*5) I _{IL3} V _{IL} = DGND — 400 — 100 — 20 μA Supply current during playback 1 I _{DD1} I _{DD1} I _{DD1} I _{DD2} T _{DD3}	"L" input voltage	V_{IL}	_	0		$0.2 \times DV_{DD}$	V
"L" output voltage 1 V _{OL1} I _{OL} = 2 mA — — 0.4 V Output leakage I _{OOH} VOH = DV _{DD} (CSB="H") — 10 µA current(*2) I _{OOL} VOL = DGND (CSB="H") — 10 — µA — 0.4 V "L" output voltage 2 (*1) V _{OL2} I _{OL} = 50 µA — — 0.4 V "H" input current 1 I _{IH1} V _{IH} = DV _{DD} — — 10 µA	"H" output voltage 1	V_{OH1}	$I_{OH} = -1 \text{ mA}$	DV_{DD} -0.4	_	_	V
Output leakage I _{OOH} VOH = DV _{DD} (CSB="H") — — 10 μ/Δ current(*2) I _{OOL} VOL = DGND (CSB="H") —10 — — μ/Δ "L" output voltage 2 (*1) V _{OL2} I _{OL} = 50 μA — — 0.4 V "H" input current 1 I _{IH1} V _{IH} = DV _{DD} — — 10 μ/Δ "H" input current 2 (*3) I _{IH2} V _{IH} = DV _{DD} 20 100 400 μ/Δ "L" input current 3 (*4) I _{IH3} V _{IH} = DV _{DD} 20 100 400 μ/Δ "L" input current 1 I _{IL1} V _{IL} = DGND —10 — — μ/Δ "L" input current 2 (*3) I _{IL2} V _{IL} = DGND —20 —5.0 —0.8 μ/Δ "L" input current 3 (*5) I _{IL3} V _{IL} = DGND —400 —100 —20 μ/Δ Supply current during playback 1 I _{DD1} When 16bitPCM — — —55 m/Δ Fore = 4 096 MHz — — </td <td>"H" output voltage 2 (*1)</td> <td>V_{OH2}</td> <td>$I_{OH} = -50 \mu A$</td> <td>$DV_{DD}$$-0.4$</td> <td>-</td> <td>_</td> <td>V</td>	"H" output voltage 2 (*1)	V_{OH2}	$I_{OH} = -50 \mu A$	DV_{DD} -0.4	-	_	V
Current(*2) Iool VOL = DGND (CSB="H") -10	"L" output voltage 1	V_{OL1}	$I_{OL} = 2 \text{ mA}$	_	_	0.4	V
"L" output voltage 2 (*1)	Output leakage	I _{OOH}	VOH = DV _{DD} (CSB="H")		_	10	μA
"H" input current 1	current(*2)	lool	VOL = DGND (CSB="H")	-10			μA
"H" input current 2 (*3)	"L" output voltage 2 (*1)	V_{OL2}	I _{OL} = 50 μA			0.4	V
"H" input current 3 (*4)	"H" input current 1	I _{IH1}	$V_{IH} = DV_{DD}$		I	10	μA
"L" input current 1	"H" input current 2 (*3)	I _{IH2}	$V_{IH} = DV_{DD}$	0.8	5	20	μA
"L" input current 2 (*3)	"H" input current 3 (*4)	I _{IH3}	$V_{IH} = DV_{DD}$	20	100	400	μA
"L" input current 3 (*5) IIL3	"L" input current 1	I_{IL1}	V _{IL} = DGND	-10	_	_	μA
Supply current during playback 1 fosc = 4.096 MHz fs=48kHz, f=1kHz, When 16bitPCM — — 55 m/ Playback No output load fosc = 4.096 MHz	"L" input current 2 (*3)	I _{IL2}	V _{IL} = DGND	-20	-5.0	-0.8	μA
Supply current during playback 1	"L" input current 3 (*5)	I_{IL3}	V _{IL} = DGND	-400	-100	-20	μΑ
f _{OSC} = 4.096 MHz		I _{DD1}	fs=48kHz, f=1kHz, When 16bitPCM Playback	I	I	55	mA
playback 3		I _{DD3}	During silence playback	_	_	48	mA
	Power-down supply	Innov			_	10	μA
current (*6) 1DDS1 Ta = -40 to +85°C — — 20 μ A	current (*6)	120051	Ta = $-40 \text{ to } +85^{\circ}\text{C}$	_	_	20	μA
Power-down supply $Ta = -40 \text{ to } +55^{\circ}\text{C}$ — 50 μ A	Power-down supply	Innov	Ta = -40 to +55°C			50	μA
current (*7) Ta = -40 to $+85$ °C — 100 μ A		ופטטי	Ta = -40 to +85°C	_	_	100	μA

^{*1:} Applies to the XTB pin.

^{*2:} Applies to the SO and TESTO pins. *3: Applies to the XT pin.

^{*4:} Applies to the TESTI0 and TESTI1 pins.

^{*5:} Applies to the RESETB, TEST2, TEST3 and TEST4 pins.

^{*6:} Applies to the ML2256X.

^{*7:} Applies to the ML22Q563.

Analog Section Characteristics (3 V)

 DV_{DD} = SPV_{DD} = 2.7 to 3.6 V, DGND = SPGND = 0 V, Ta = -40 to $+85^{\circ}C$

			- , -		,	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
AIN input resistance	R _{AIN}	Input gain: 0 dB	10	20	30	kΩ
AIN input voltage range	V_{AIN}		_	_	SPV _{DD} ×2/3	Vp-p
Line output resistance	R_{LA}	At 1/2SPV _{DD} output	_	_	100	Ω
LINE output load resistance	R _{LA}	At SPGND10kΩ load	10	ı	_	kΩ
LINE output voltage range	V _{AO}	At SPGND10kΩ load	SPV _{DD} /6		SPV _{DD} × 5/6	V
SG output voltage	V_{SG}		0.95×DV _{DD} /2	DV _{DD} /2	1.05×DV _{DD} /2	V
SG output resistance	R _{SG}		57	96	135	kΩ
SPM, SPP output load resistance	R _{LSP}	1	6	8		Ω
Speaker amplifier output power	P _{SPO}	SPV _{DD} = 3.3V, f = 1 kHz R _{SPO} = 8Ω , THD \leq 10%	100	300		mW
Output offset voltage between SPM and SPP with no signal present	V _{OF}	SPIN–SPM gain = 0 dB With a load of 8Ω	-50		+50	mV
Regulator output voltage	V_{DDL} V_{DDR}	Output load current = –35 mA	2.25	2.5	2.75	V

Analog Section Characteristics (5 V)

 DV_{DD} = SPV_{DD} = 4.5 to 5.5 V, DGND = SPGND = 0 V, Ta = -40 to +85°C

		$DV_{DD} = SPV_{DD} = 4.5 \text{ to } 5.5 \text{ V}, DGND = SPGND = 0 \text{ V}, 1a = -40 \text{ to } +85^{\circ}\text{C}$					
Parameter Symbol		Condition	Min.	Тур.	Max.	Unit	
AIN input resistance	R _{AIN}	Input gain: 0 dB	10	20	30	kΩ	
AIN input voltage range	V _{AIN}				SPV _{DD} × 2/3	Vp-p	
Line output resistance	R_{LA}	At 1/2SPV _{DD} output		_	100	Ω	
LINE output load resistance	R _{LA}	At SPGND10kΩ load	10	_	_	kΩ	
LINE output voltage range	V_{AO}	At SPGND10kΩ load	SPV _{DD} /6	ı	SPV _{DD} × 5/6	V	
SG output voltage	V_{SG}	-	0.95x SPV _{DD} /2	SPV _{DD} /2	1.05x SPV _{DD} /2	V	
SG output resistance	R _{SG}	_	57	96	135	kΩ	
SPM, SPP output load resistance	R _{LSP}	_	6	8	_	Ω	
Speaker amplifier output power	P _{SPO}	SPV _{DD} = 5.0V, f = 1 kHz R _{SPO} = 8Ω , THD \leq 10%	800	1000	_	mW	
Output offset voltage between SPM and SPP with no signal present	V _{OF}	SPIN–SPM gain = 0 dB With a load of 8Ω	-50		+50	mV	
Regulator output voltage	V_{DDL} V_{DDR}	Output load current = –35 mA	2.25	2.5	2.75	V	

FUNCTIONAL DESCRIPTION

Synchronous Serial Interface

The CSB, SCK, SI, and SO pins are used to input various commands or read the status of the device.

For command input, after inputting a "L" level to the CSB pin, input data through the SI pin with MSB first in sync with the SCK clock signal. The data input through the SI pin is shifted into the LSI in sync with the SCK clock signal, then the command is executed at the eighth pulse of the rising or falling edge of the SCK clock.

For status reading, after a "L" level is input to the CSB pin, stauts is output from the SO pin in sync with the SCK clock signal.


Choosing between rising edges and falling edges of the clock pulses input through the SCK pin is determined by the signal input through the DIPH pin:

- When the DIPH pin is at a "L" level, the data input through the SI pin is shifted into the LSI on the rising edges of the SCK clock pulses and a status signal is output from the SO pin on the falling edges of the SCK clock pulses.
- When the DIPH pin is at a "H" level, the data input through the SI pin is shifted into the LSI on the falling edges of the SCK clock pulses and a status signal is output from the SO pin on the rising edges of the SCK clock pulses.


It is possible to input commands even with the CSB pin tied to a "L" level. However, if unexpected pulses caused by noise etc. are induced through the SCK pin, SCK clock pulses are incorrectly counted, causing a failure in normal input of command. In addition, the serial interface can be brought back to its initial state by driving the CSB pin at a "H" level.

When the CSB pin is at ta "L" level, the status of each channel is output serially in sync with the SCK clock. When the CSB pin is at a "H" level, the SO pin goes into a high impedance state.


ullet Command Input Timing: SCK rising edge operation (when DIPH pin = "L" level)




• Command Input Timing: SCK falling edge operation (when DIPH pin = "H" level)



• Command Output Timing: SCK falling edge operation (when DIPH pin = "L" level)




 $\label{lem:command} \textbf{Command Output Timing: SCK rising edge operation (when DIPH pin = "H" level) }$



To prevent malfunction caused by serial interface pin noise, the ML22Q563/ML2256X is provided with the two-time command input mode, where the user inputs one command two times. Use the PUP command to set the two-time command input mode. For the method of setting the two-time command input mode, see the the section on "1. PUP command" described later.

In two-time command input mode, input one command two times in succession. Then, the command becomes valid only when the data input first matches the data input second. After the first data input, if a data mismatch occurs when the second data is input, a "H" level is output from the ERR pin. An error, if occurred, can be cleared by the ERCL command.



Voice Synthesis Algorithm (Common to ML22Q563 and ML2256X)

The ML22Q563/ML2256X contains four algorithm types to match the characteristic of playback voice: HQ-ADPCM algorithm, 8-bit straight PCM algorithm, 8-bit non-linear PCM algorithm, and 16-bit straight PCM algorithm.

Key feature of each algorithm is described in the table below.

Voice synthesis algorithm	Feature						
HQ-ADPCM	Algorithm that enables high sound quality and high compression, which have been achieved by the improved 4-bit ADPCM that uses variable bit-length coding.						
8-bit Nonlinear PCM	Algorithm that plays back mid-range of waveform as 10-bit equivalent voice quality.						
8-bit PCM	Normal 8-bit PCM algorithm						
16-bit PCM	Normal 16-bit PCM algorithm						

Memory Allocation and Creating Voice Data

The ROM is partitioned into four data areas: voice (i.e., phrase) control area, test area, voice area, and edit ROM area.

The voice control area manages the ROM's voice data. It contains data for controlling the start/stop addresses of voice data for 1024 phrases, use/non-use of the edit ROM function and so on.

The test area contains data for testing.

The voice area contains actual waveform data.

The edit ROM area contains data for effective use of voice data. For the details, refer to the section on "Edit ROM Function."

No edit ROM area is available unless the edit ROM is used.

The ROM data is created using a dedicated tool.

Configuration of ROM data (for ML22Q563/ML22563)

0x00000	
	Voice control area
	(Fixed 64 Kbits)
0x01FFF	(1111
0x02000	Took area
0x0206F	Test area
0x02070	
	Voice area
max: 0x7FEBF	
	Edit ROM area
	Depends on creation
	of ROM data.
max: 0x7FEBF	of Kolvi data.
0	
0x7FEC0	- 94
0x/FEC0 max: 0x7FFFF	Filter area

Playback Time and Memory Capacity

The playback time depends on the memory capacity, sampling frequency, and playback method.

The equation showing the relationship is given below.

The equation below gives the playback time when the edit ROM function is not used.

Playback time =
$$\frac{1.024 \times (Memory \ capacity - 64) \ (Kbits)}{Sampling \ frequency \ (kHz) \times Bit \ length}$$
 (sec)

Example: Let the sampling frequency be 16 kHz and HQ-ADPCM algorithm. Then the playback time is approx. 80 seconds, as shown below.

Playback time =
$$\frac{1.024 \times (4096 - 64) \text{ (Kbits)}}{16 \text{ (kHz)} \times 3.2 \text{ (bits) (average)}} \cong 80 \text{ (sec)}$$

Edit ROM Function


With the edit ROM function, multiple phrases can be played in succession. The following functions can be configured using the edit ROM function:

• Continuous playback: There is no limit to the continuous playback count that can be specified. It depends on the memory capacity only.


• Silence insertion: 20 to 1024 ms

Using the edit ROM function enables an effective use of the memory capacity of voice ROM. Below is an example of the ROM configuration in the case of using the edit ROM function.

Examples of Phrases Using the Edit ROM Function



Example of ROM Data Where the Contents Above Are Stored in ROM



Mixing Function

The ML22Q563/ML2256X can perform simultaneous mixing of four channels. It is possible to specify FADR, PLAY, STOP, and CVOL for each channel separately.

• Precautions for Waveform Clamp at the Time of Channel Mixing

If channel mixing is done, the possibility of an occurrence of a clamp increases from the mixing calculation point of view. If it is known beforehand that a clamp will occur, then adjust the sound volume of each channel using the VOL command.

• Mixing of Different Sampling Frequency

It is not possible to perform channel mixing by a different sampling frequency group.

When performing channel mixing, the sampling frequency group of the first playback channel is selected. Therefore, note that if channel mixing is performed by a sampling frequency group other than the selected sampling frequency group, then the playback will not be of constant speed: some times faster and at other times slower.

The available sampling groups for channel mixing by a different sampling frequency are listed below.

fs=16.0kHz

8.0 kHz, 16.0 Hz, 32.0 kHz ... (Group 1) 12.0 kHz, 24.0 kHz, 48 kHz ... (Group 2) 6.4 kHz, 12.8 kHz, 25.6 kHz ... (Group 3)

Figures below show cases where a phrase is played at a sampling frequency belonging to a different sampling frequency group. fs=16.0kHz(Invalid, Will be played as fs=12.8kHz)

> Channel 0 fs=25.6kHz Channel 1

Figure 1 Case where a phrase is played at a sampling frequency belonging to a different sampling frequency group during playback on channels 0 and 1




Figure 2 Case where a phrase is played at a sampling frequency belonging to a different sampling frequency group after playback is finished at the other channel

Command List

Each command is configured in 1-byte (8-bit) units. Each of the AMODE, AVOL FADR, PLAY, MUON, and CVOL commands forms one command by two bytes. Be sure to input the following commands only. Input each command with CBUSYB set to a "H" level.


Command	D7	D6	D5	D4	D3	D2	D1	D0	Description
PUP	0	0	0	0	0	0	0	WCM	Shifts the device currently powered down to a command wait state. Also the two-time command input mode is set by this command.
	0	0	0	0	0	1	HPF1	HPF0	Analog section control
AMODE	0	DAG1	DAG0	AIG1	AIG0	DAEN	SPEN	POP	command. Configures settings for power-up operation and analog input/output. Selects the type of HPF.
	0	0	0	0	1	0	0	0	Analog mixing signal volume
AVOL			AV5	AV4	AV3	AV2	AV1	AV0	setting command. Use the data of the 2nd byte to specify volume.
	0	0	0	0	1	1	0	0	Sets the fade-in time in cases
FAD	0	0	0	0	FAD3	FAD2	FAD1	FAD0	where the speaker amplifier is enabled by the AMODE command.
PDWN	0	0	1	0	0	0	0	0	Shifts the device from a command wait state to a power-down state.
	0	0	1	1	0	C0	F9	F8	Playback phrase specification
FADR	F7	F6	F5	F4	F3	F2	F1	F0	command. Can be specified for each channel.
	0	1	0	0	0	C0	F9	F8	Playback start command.
PLAY	F7	F6	F5	F4	F3	F2	F1	F0	Use the data of the 2nd byte to specify a phrase number. Can be specified for each channel.
START	0	1	0	1	0	0	CH1	СНО	Playback start command without phrase specification. Used to start playback on multiple channels at the same time after phrases are specified with the FADR command. After a phrase is played with the PLAY command, the same phrase can be played with this command.
STOP	0	1	1	0	0	0	CH1	CH0	Playback stop command. Can be specified for each channel.

ML22Q563/ML2256X


Command	D7	D6	D5	D4	D3	D2	D1	D0	Description	
	0	1	1	1	0	0	CH1	CH0	Silence insertion command. Use the data of the 2nd byte	
MUON	M7	M6	M5	M4	M3	M2	M1	MO	to specify the length of silence. Can be specified for each channel.	
SLOOP	1	0	0	0	0	0	CH1	СН0	Repeat playback mode setting command. The setting is enabled during playback. Can be specified for each channel.	
CLOOP	1	0	0	1	0	0	CH1	CH0	Repeat playback mode release command. When the STOP command is input, repeat playback mode is released automatically. Can be specified for each channel.	
	1	0	1	0	0	0	CH1	CH0	Volume setting command. Use the data of the 2nd byte	
CVOL	_	_	_	CV4	CV3	CV2	CV1	CV0	to specify volume. Can be specified for each channel.	
RDSTAT	1	0	1	1	0	0	0	ERR	Status serial read command. This command reads the command status and the status of the fail safe function for each channel.	
OUTSTAT	1	1	0	0	0	BUSY/NCR	0	C0	Status output command. This command outputs the command status of each channel from the STATUS pin.	
	1	1	0	1	0	0	0	0	Fail safe setting command. Sets settings for power	
SAFE	TM2	TM1	TM0	TSD1	TSD0	BLD2	BLD1	BLD0	supply voltage detection, temperature detection, and monitoring time.	
ERCL	1	1	1	1	1	1	1	1	This command clears error while the fail safe function is operating.	

APPLICATION CIRCUIT


At using internal speaker amplifier (speaker output) (VDDR is only ML22Q563)



At using external speaker amplifier (line output) (VDDR is only ML22Q563)



PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 LAPIS Semiconductor Co., Ltd.