

PRELIMINARY

PD-97191B

International
IR Rectifier

2N7635M1
IRHLG7670Z4

**RADIATION HARDENED 60V, Combination 2N-2P-CHANNEL
LOGIC LEVEL POWER MOSFET
THRU-HOLE (MO-036AB)**

R7™ TECHNOLOGY

Product Summary

Part Number	Radiation Level	R _{DS(on)}	I _D	CHANNEL
IRHLG7670Z4	100K Rads (Si)	0.6Ω	1.07A	N
		1.25Ω	-0.71A	P
IRHLG7630Z4	300K Rads (Si)	0.6Ω	1.07A	N
		1.25Ω	-0.71A	P



International Rectifier's R7™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

These devices are used in applications such as current boost low signal source in PWM, voltage comparator and operational amplifiers.

Features:

- 5V CMOS and TTL Compatible
- Low R_{DS(on)}
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight

Absolute Maximum Ratings (Per Die)

Pre-Irradiation

	Parameter	N-Channel	P-Channel	Units
I _D @ V _{GS} = ±4.5V, T _C = 25°C	Continuous Drain Current	1.07	-0.71	A
I _D @ V _{GS} = ±4.5V, T _C =100°C	Continuous Drain Current	0.67	-0.45	
I _{DM}	Pulsed Drain Current ①	4.28	-2.84	
P _D @ T _C = 25°C	Max. Power Dissipation	1.0	1.0	W
	Linear Derating Factor	0.01	0.01	W/°C
V _{GS}	Gate-to-Source Voltage	±10	±10	V
E _{AS}	Single Pulse Avalanche Energy	13 ②	21 ⑦	mJ
I _{AR}	Avalanche Current ①	1.07	-0.71	A
E _{AR}	Repetitive Avalanche Energy ①	0.1	0.1	mJ
dv/dt	Peak Diode Recovery dv/dt	7.0 ③	-14 ⑧	V/ns
T _J	Operating Junction	-55 to 150		°C
T _{STG}	Storage Temperature Range			
	Lead Temperature	300 (0.63 in./1.6 mm from case for 10s)		
	Weight	1.3 (Typical)		g

For footnotes refer to the last page

PRELIMINARY

IRHLG7670Z4, 2N7635M1

Pre-Irradiation

Electrical Characteristics For Each N-Channel Device @T_j = 25°C (Unless Otherwise specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.08	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.6	Ω	V _{GS} = 4.5V, I _D = 0.67A ④
V _{GS(th)}	Gate Threshold Voltage	1.0	—	2.0	V	V _{DS} = V _{GS} , I _D = 250μA
ΔV _{GS(th)} /ΔT _J	Gate Threshold Voltage Coefficient	—	-4.04	—	mV/°C	
g _{fs}	Forward Transconductance	0.9	—	—	S	V _{DS} = 10V, I _{DS} = 0.67A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	V _{DS} = 48V, V _{GS} = 0V
		—	—	10		V _{DS} = 48V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 10V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -10V
Q _g	Total Gate Charge	—	—	2.5	nC	V _{GS} = 4.5V, I _D = 1.07A
Q _{gs}	Gate-to-Source Charge	—	—	0.5		V _{DS} = 30V
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	1.6		
t _{d(on)}	Turn-On Delay Time	—	—	6.0	ns	V _{DD} = 30V, I _D = 1.07A, V _{GS} = 5.0V, R _G = 24Ω
t _r	Rise Time	—	—	2.4		
t _{d(off)}	Turn-Off Delay Time	—	—	34		
t _f	Fall Time	—	—	11		
L _S + L _D	Total Inductance	—	10	—	nH	Measured from Drain lead (6mm /0.25in from pack.) to Source lead (6mm/0.25in from pack.) with Source wire internally bonded from Source pin to Drain pad
C _{iss}	Input Capacitance	—	162	—	pF	V _{GS} = 0V, V _{DS} = 25V
C _{oss}	Output Capacitance	—	39	—		f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	—	2.1	—		
R _g	Gate Resistance	—	13.8	—	Ω	f = 1.0MHz, open drain

Source-Drain Diode Ratings and Characteristics (Per Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	1.07	A	
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	4.28		
V _{SD}	Diode Forward Voltage	—	—	1.2	V	T _j = 25°C, I _S = 1.07A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	51	ns	T _j = 25°C, I _F = 1.07A, di/dt ≤ 100A/μs
Q _{RR}	Reverse Recovery Charge	—	—	70	nC	V _{DD} ≤ 25V ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance (Per Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJA}	Junction-to-Ambient	—	—	125	°C/W	Typical socket mount

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

Electrical Characteristics For Each P-Channel Device @T_j = 25°C (Unless Otherwise specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-60	—	—	V	V _{GS} = 0V, I _D = -250μA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	-0.08	—	V/°C	Reference to 25°C, I _D = -1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	1.25	Ω	V _{GS} = -4.5V, I _D = -0.45A ④
V _{GS(th)}	Gate Threshold Voltage	-1.0	—	-2.0	V	V _{DS} = V _{GS} , I _D = -250μA
ΔV _{GS(th)} /ΔT _J	Gate Threshold Voltage Coefficient	—	3.07	—	mV/°C	
g _{fs}	Forward Transconductance	0.9	—	—	S	V _{DS} = -10V, I _{DS} = -0.45A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	-1.0	μA	V _{DS} = -48V, V _{GS} = 0V
		—	—	-10		V _{DS} = -48V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V _{GS} = -10V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	100		V _{GS} = 10V
Q _g	Total Gate Charge	—	—	2.8	nC	V _{GS} = -4.5V, I _D = -0.71A
Q _{gs}	Gate-to-Source Charge	—	—	1.7		V _{DS} = -30V
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	0.8		
t _{d(on)}	Turn-On Delay Time	—	—	17	ns	V _{DD} = -30V, I _D = -0.71A,
t _r	Rise Time	—	—	20		V _{GS} = -5.0V, R _G = 24Ω
t _{d(off)}	Turn-Off Delay Time	—	—	27		
t _f	Fall Time	—	—	23		
L _S + L _D	Total Inductance	—	10	—	nH	Measured from Drain lead (6mm /0.25in from pack.) to Source lead (6mm/0.25in from pack.)with Source wire internally bonded from Source pin to Drain pad
C _{iss}	Input Capacitance	—	138	—	pF	V _{GS} = 0V, V _{DS} = -25V
C _{oss}	Output Capacitance	—	39	—		f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	—	6.7	—		
R _g	Gate Resistance	—	52.4	—	Ω	f = 1.0MHz, open drain

Source-Drain Diode Ratings and Characteristics (Per Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-0.71	A	
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	-2.84		
V _{SD}	Diode Forward Voltage	—	—	-5.0	V	T _j = 25°C, I _S = -0.71A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	30	ns	T _j = 25°C, I _F = -0.71A, di/dt ≤ -100A/μs
Q _{RR}	Reverse Recovery Charge	—	—	11	nC	V _{DD} ≤ -25V ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance (Per Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJA}	Junction-to-Ambient	—	—	125	°C/W	Typical socket mount

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page

PRELIMINARY

IRHLG7670Z4, 2N7635M1

Radiation Characteristics

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-39 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics For Each N-Channel Device @Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	Up to 300K Rads (Si) ¹		Units	Test Conditions
		Min	Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	60	—	V	V _{GS} = 0V, I _D = 250μA
V _{GS(th)}	Gate Threshold Voltage	1.0	2.0		V _{GS} = V _{DS} , I _D = 250μA
I _{GSS}	Gate-to-Source Leakage Forward	—	100	nA	V _{GS} = 10V
I _{GSS}	Gate-to-Source Leakage Reverse	—	-100		V _{GS} = -10V
I _{DSS}	Zero Gate Voltage Drain Current	—	1.0	μA	V _{DS} = 48V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source On-State Resistance (TO-39)	—	0.5	Ω	V _{GS} = 4.5V, I _D = 0.67A
R _{DS(on)}	Static Drain-to-Source On-state Resistance (MO-036)	—	0.6	Ω	V _{GS} = 4.5V, I _D = 0.67A
V _{SD}	Diode Forward Voltage ④	—	1.2	V	V _{GS} = 0V, I _D = 1.07A

1. Part numbers IRHLG7670Z4, IRHLG7630Z4

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area (Per Die)

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)							
				@V _{GS} = 0V	@V _{GS} = -2V	@V _{GS} = -4V	@V _{GS} = -5V	@V _{GS} = -6V	@V _{GS} = -7V	@V _{GS} = -8V	@V _{GS} = -10V
Br	37	305	39	60	60	60	60	60	35	30	20
I	60	370	34	60	60	60	60	60	20	15	-
Au	84	390	30	60	60	60	60	-	-	-	-




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

PRELIMINARY

Radiation Characteristics

IRHLG7670Z4, 2N7635M1

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-39 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics For Each P-Channel Device @Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	Up to 300K Rads (Si) ¹		Units	Test Conditions
		Min	Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	-60	—	V	V _{GS} = 0V, I _D = -250μA
V _{GS(th)}	Gate Threshold Voltage	-1.0	-2.0		V _{GS} = V _{DSS} , I _D = -250μA
I _{GSS}	Gate-to-Source Leakage Forward	—	-100	nA	V _{GS} = -10V
I _{GSS}	Gate-to-Source Leakage Reverse	—	100		V _{GS} = 10V
I _{DSS}	Zero Gate Voltage Drain Current	—	-1.0	μA	V _{DSS} = -48V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-39)	—	1.20	Ω	V _{GS} = -4.5V, I _D = -0.45A
R _{DS(on)}	Static Drain-to-Source On-state ④ Resistance (MO-036)	—	1.25	Ω	V _{GS} = -4.5V, I _D = -0.45A
V _{SD}	Diode Forward Voltage④	—	-5.0	V	V _{GS} = 0V, I _D = -0.71A

1. Part numbers IRHLG7670Z4, IRHLG7630Z4

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area (Per Die)

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	VDS (V)							
				@VGS= 0V	@VGS= 2V	@VGS= 4V	@VGS= 5V	@VGS= 6V	@VGS= 7V	@VGS= 8V	@VGS= 10V
Br	37	305	39	-60	-60	-60	-60	-60	-50	-35	-25
I	60	370	34	-60	-60	-60	-60	-60	-20	-	-
Au	84	390	30	-60	-60	-60	-60	-	-	-	-




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHLG7670Z4, 2N7635M1

PRELIMINARY

Pre-Irradiation

N-Channel
Q1,Q3




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

N-Channel Q1,Q3




Fig 5. Typical On-Resistance Vs Gate Voltage




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 8. Typical Threshold Voltage Vs Temperature

PRELIMINARY

IRHLG7670Z4, 2N7635M1

Pre-Irradiation

N-Channel Q1,Q3




Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 11. Typical Source-to-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current Vs. Case Temperature

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

N-Channel Q1,Q3




Fig 13. Maximum Safe Operating Area




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

IRHLG7670Z4, 2N7635M1

PRELIMINARY

N-Channel
Q1,Q3

Pre-Irradiation




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Basic Gate Charge Waveform




Fig 17b. Gate Charge Test Circuit




Fig 18a. Switching Time Test Circuit




Fig 18b. Switching Time Waveforms

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

P-Channel Q2,Q4




Fig 19. Typical Output Characteristics




Fig 20. Typical Output Characteristics




Fig 21. Typical Transfer Characteristics




Fig 22. Normalized On-Resistance Vs. Temperature

PRELIMINARY

IRHLG7670Z4, 2N7635M1

Pre-Irradiation

P-Channel Q2,Q4




Fig 23. Typical On-Resistance Vs Gate Voltage




Fig 24. Typical On-Resistance Vs Drain Current




Fig 25. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 26. Typical Threshold Voltage Vs Temperature

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

P-Channel Q2,Q4




Fig 27. Typical Capacitance
Vs. Drain-to-Source Voltage




Fig 28. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 29. Typical Source-Drain Diode
Forward Voltage




Fig 30. Maximum Drain Current Vs.
Case Temperature

PRELIMINARY

IRHLG7670Z4, 2N7635M1

Pre-Irradiation

P-Channel Q2,Q4




Fig 31. Maximum Safe Operating Area




Fig 32. Maximum Avalanche Energy Vs. Drain Current




Fig 33. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

PRELIMINARY

Pre-Irradiation

IRHLG7670Z4, 2N7635M1

P-Channel
Q2,Q4




Fig 34a. Unclamped Inductive Test Circuit




Fig 34b. Unclamped Inductive Waveforms




Fig 35a. Basic Gate Charge Waveform




Fig 35b. Gate Charge Test Circuit




Fig 36a. Switching Time Test Circuit




Fig 36b. Switching Time Waveforms

PRELIMINARY




IRHLG7670Z4, 2N7635M1

Pre-Irradiation


Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ C$, $L = 22.5mH$, Peak $I_L = 1.07A$, $V_{GS} = 10V$
- ③ $I_{SD} \leq 1.07A$, $di/dt \leq 214A/\mu s$, $V_{DD} \leq 60V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with VGS Bias.**
 ± 10 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A
- ⑥ **Total Dose Irradiation with VDS Bias.**
 ± 48 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A
- ⑦ $V_{DD} = -25V$, starting $T_J = 25^\circ C$, $L = 85mH$, Peak $I_L = -0.71A$, $V_{GS} = -10V$
- ⑧ $I_{SD} \leq -0.71A$, $di/dt \leq -164A/\mu s$, $V_{DD} \leq -60V$, $T_J \leq 150^\circ C$

Case Outline and Dimensions — MO-036AB



<u>LEGEND</u>		<u>CHANNELS</u>
G = GATE	S = SOURCE	N Ch.- Q1, Q3
D = DRAIN	NC = NO CONNECTION	P Ch.- Q2, Q4



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MO-036AB.
5. MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM PLANE C.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 03/2011