International
IOR Rectifier

IRF7902PbF

HEXFET® Power MOSFET

Applications

- Dual SO-8 MOSFET for POL Converters in Notebook Computers, Servers, Graphics Cards, Game Consoles and Set-Top Box

V_{DSS}	$R_{DS(on)}$ max	I_D
30V	Q1 22.6mΩ@V_{GS} = 10V	6.4A
	Q2 14.4mΩ@V_{GS} = 10V	9.7A

Benefits

- Very Low $R_{DS(on)}$ at 4.5V V_{GS}
- Low Gate Charge
- Fully Characterized Avalanche Voltage and Current
- 20V V_{GS} Max. Gate Rating
- Improved Body Diode Reverse Recovery
- Lead-Free



SO-8

Absolute Maximum Ratings

	Parameter	Q1 Max.	Q2 Max.	Units
V_{DS}	Drain-to-Source Voltage	30		V
V_{GS}	Gate-to-Source Voltage	± 20		
I_D @ T_A = 25℃	Continuous Drain Current, V_{GS} @ 10V	6.4	9.7	A
I_D @ T_A = 70℃	Continuous Drain Current, V_{GS} @ 10V	5.1	7.8	
I_{DM}	Pulsed Drain Current ①	51	78	
P_D @T_A = 25℃	Power Dissipation	1.4	2.0	W
P_D @T_A = 70℃	Power Dissipation	0.9	1.3	
	Linear Derating Factor	0.011	0.016	W/℃
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150		℃

Thermal Resistance

	Parameter	Q1 Max.	Q2 Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead ⑤	20	20	℃/W
$R_{\theta JA}$	Junction-to-Ambient ④⑤	90	62.5	

Static @ T_J = 25℃ (unless otherwise specified)

	Parameter		Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	Q1&Q2	30	—	—	V	V_{GS} = 0V, I_D = 250μA
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	Q1	—	0.023	—	V/℃	Reference to 25℃, I_D = 1mA
		Q2	—	0.025	—		
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	Q1	—	18.1	22.6	mΩ	V_{GS} = 10V, I_D = 6.4A ③
			—	23.8	29.7		V_{GS} = 4.5V, I_D = 5.1A ③
		Q2	—	11.5	14.4		V_{GS} = 10V, I_D = 9.7A ③
			—	14.9	18.7		V_{GS} = 4.5V, I_D = 7.8A ③
$V_{GS(th)}$	Gate Threshold Voltage	Q1&Q2	1.35	1.8	2.25	V	V_{DS} = V_{GS}, I_D = 25μA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	Q1	—	-4.7	—	mV/℃	
		Q2	—	-5.9	—		
I_{DSS}	Drain-to-Source Leakage Current	Q1&Q2	—	—	1.0	μA	V_{DS} = 24V, V_{GS} = 0V
		Q1&Q2	—	—	150		V_{DS} = 24V, V_{GS} = 0V, T_J = 125℃
I_{GSS}	Gate-to-Source Forward Leakage	Q1&Q2	—	—	100	nA	V_{GS} = 20V
	Gate-to-Source Reverse Leakage	Q1&Q2	—	—	-100		V_{GS} = -20V
gfs	Forward Transconductance	Q1	13	—	—	S	V_{DS} = 15V, I_D = 5.1A
		Q2	19	—	—		V_{DS} = 15V, I_D = 7.8A
Q_g	Total Gate Charge	Q1	—	4.6	6.9	nC	
		Q2	—	6.5	9.8		
Q_{gs1}	Pre-Vth Gate-to-Source Charge	Q1	—	0.9	—		Q1
		Q2	—	1.4	—		V_{DS} = 15V
Q_{gs2}	Post-Vth Gate-to-Source Charge	Q1	—	0.5	—		V_{GS} = 4.5V, I_D = 5.1A
		Q2	—	0.8	—		
Q_{gd}	Gate-to-Drain Charge	Q1	—	1.8	—		Q2
		Q2	—	2.3	—		V_{DS} = 15V
Q_{godr}	Gate Charge Overdrive	Q1	—	1.4	—		V_{GS} = 4.5V, I_D = 7.8A
		Q2	—	2.0	—		
Q_{sw}	Switch Charge (Q_{gs2} + Q_{gd})	Q1	—	2.3	—		
		Q2	—	3.1	—		
Q_{oss}	Output Charge	Q1	—	3.0	—	nC	V_{DS} = 16V, V_{GS} = 0V
		Q2	—	4.4	—		
R_G	Gate Resistance	Q1	—	3.1	4.9	Ω	
		Q2	—	3.1	4.9		
$t_{d(on)}$	Turn-On Delay Time	Q1	—	7.4	—	ns	Q1
		Q2	—	6.1	—		V_{DD} = 15V, V_{GS} = 4.5V
t_r	Rise Time	Q1	—	8.2	—		I_D = 5.1A
		Q2	—	8.6	—		
$t_{d(off)}$	Turn-Off Delay Time	Q1	—	8.4	—		Q2
		Q2	—	8.2	—		V_{DD} = 15V, V_{GS} = 4.5V
t_f	Fall Time	Q1	—	3.4	—		I_D = 7.8A
		Q2	—	3.3	—		Clamped Inductive Load
C_{iss}	Input Capacitance	Q1	—	580	—	pF	
		Q2	—	900	—		V_{GS} = 0V
C_{oss}	Output Capacitance	Q1	—	130	—		V_{DS} = 15V
		Q2	—	190	—		f = 1.0MHz
C_{rss}	Reverse Transfer Capacitance	Q1	—	74	—		
		Q2	—	86	—		

Avalanche Characteristics

	Parameter	Typ.	Q1 Max.	Q2 Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	3.4	7.3	mJ
I_{AR}	Avalanche Current ①	—	5.1	7.8	A

Diode Characteristics

	Parameter		Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current	Q1	—	—	1.7	A	MOSFET symbol
	(Body Diode)	Q2	—	—	2.5		showing the
I_{SM}	Pulsed Source Current	Q1	—	—	51	A	integral reverse
	(Body Diode) ①	Q2	—	—	78		p-n junction diode.
V_{SD}	Diode Forward Voltage	Q1	—	—	1.0	V	T_J = 25℃, I_S = 5.1A, V_{GS} = 0V ③
		Q2	—	—	1.0		T_J = 25℃, I_S = 7.8A, V_{GS} = 0V ③
t_{rr}	Reverse Recovery Time	Q1	—	7.8	12	ns	Q1 T_J = 25℃, I_F = 5.1A,
		Q2	—	12	18		V_{DD} = 15V, di/dt = 100A/μs ③
Q_{rr}	Reverse Recovery Charge	Q1	—	1.5	2.3	nC	Q2 T_J = 25℃, I_F = 7.8A,
		Q2	—	3.1	4.7		V_{DD} = 15V, di/dt = 100A/μs ③

Typical Characteristics

Q1 - Control FET



Fig 1. Typical Output Characteristics

Q2 - Synchronous FET



Fig 2. Typical Output Characteristics



Fig 3. Typical Output Characteristics



Fig 4. Typical Output Characteristics



Fig 5. Typical Transfer Characteristics



Fig 6. Typical Transfer Characteristics

Typical Characteristics

Q1 - Control FET



Fig 7. Typical Capacitance vs. Drain-to-Source Voltage

Q2 - Synchronous FET



Fig 8. Typical Capacitance vs. Drain-to-Source Voltage



Fig 9. Typical Gate Charge vs. Gate-to-Source Voltage



Fig 10. Typical Gate Charge vs. Gate-to-Source Voltage



Fig 11. Maximum Safe Operating Area



Fig 12. Maximum Safe Operating Area

Q1 - Control FET



Fig 13. Normalized On-Resistance vs. Temperature

Q2 - Synchronous FET



Fig 14. Normalized On-Resistance vs. Temperature



Fig 15. Typical Source-Drain Diode Forward Voltage



Fig 16. Typical Source-Drain Diode Forward Voltage



Fig 17. Typical On-Resistance vs.Gate Voltage



Fig 18. Typical On-Resistance vs.Gate Voltage

Q1 - Control FET



Fig 19. Maximum Drain Current vs. Ambient Temperature

Q2 - Synchronous FET



Fig 20. Maximum Drain Current vs. Ambient Temperature



Fig 21. Threshold Voltage vs. Temperature



Fig 22. Threshold Voltage vs. Temperature



Fig 23. Maximum Avalanche Energy vs. Drain Current



Fig 24. Maximum Avalanche Energy vs. Drain Current



Fig 25. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q1)



Fig 26. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q2)



Fig 27. Layout Diagram



Fig 28. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs



Fig 29a. Unclamped Inductive Test Circuit



Fig 29b. Unclamped Inductive Waveforms



Fig 30a. Switching Time Test Circuit



Fig 30b. Switching Time Waveforms



Fig 31a. Gate Charge Test Circuit



Fig 31b. Gate Charge Waveform

SO-8 Package Outline

Dimensions are shown in milimeters (inches)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e 1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°





NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.

5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].

6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].

7 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

FOOTPRINT



SO-8 Part Marking Information

EXAMPLE: THIS IS AN IRF7101 (MOSFET)



SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)



NOTES:
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Starting T_J = 25℃, Q1: L = 0.26mH, R_G = 25Ω, I_{AS} = 5.1A; Q2: L = 0.24mH, R_G = 25Ω, I_{AS} = 7.8A.

③ Pulse width ≤ 400µs; duty cycle ≤ 2%.

④ When mounted on 1 inch square copper board.

⑤ R_θ is measured at T_J approximately 90°C.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Consumer market.
Qualification Standards can be found on IR's Web site.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 07/2006