





Intel® Curie™ Module Design Document

This Intel® Curie™ module design document is licensed by Intel under the terms of the Creative Commons Attribution Share-Alike License (ver. 3), subject to the following terms and conditions. The Intel Curie module design document IS PROVIDED "AS IS" AND "WITH ALL FAULTS." Intel DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED REGARDING THE INTEL CURIE MODULE DESIGN OR THIS INTEL CURIE MODULE DESIGN DOCUMENT INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Intel may make changes to the specifications, schematics, and product descriptions at any time, without notice. The customer must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. ENJOY!

INTEL		New Devices Group	
		ARDUINO 101	
EE:M.KASHI,S.VANGENT	Size	CAGE Code	DWG NO
Custom			SCHEM FOR TA=H94227
Monday, January 25, 2016	Scale		Sheet 1 of 4

[illegible]

Power Input SEL

DC_IN_5V_20V

R83
1.5K 1%

U202
R3119N050A

1
2
3
4
5

VDD C_DLY
GND1 GND2
DOUT

R82
10K 1%

C54
0.1uF
25V

DC_IN_5V_20V


R81
3K 1%

TRIG_TRUE_D

R75
1000
1%

C55
0.1uF
25V

Trip set to 5.75V



Barrel Power Input

20V tolerant
7-17VDC IN

DC_IN_JACK

DC_IN_5V_20V

DC_IN_5V_20V_FIL

V_5P00SRC_VDD1

TRIG_TRUE_D

V_5P00SRC_VDD1

V_3P3SRC_VDD1

2DC-0005D200
J16

DC+

RSX501L-20TE25
D17

300Ohm_100M
L13

RSX501L-20TE25
D18

C36 0.1uF 25V

C50 4.7uF 28V

C12 4.7uF 28V

C16 4.7uF 28V

R77 10K

R70 10K

R71 10K

NS_A93550-116

C15 0.033uF

TPS62153RGT
U10

PVIN1
PVIN2
AVIN
ENA

SW1
SW2
SW3
VOS
PG

DEF
SS/TR
FSW

FB
AGND
PGND1
PGND2
THERM

L10 2.2uH


C14 6.3V 22uF

C11 4.7uF 10V

C13 10uF 10V

LM1117DTX-3.3 NOPB
U17

IN
OUT
GND



DC_IN 5V_20V

V_3P3SRC_VDD1

V_5P00SRC_VDD1

J10

1 N/A

2 IOREF

3 RESET

4 3V3

5 5V0

6 GND1

7 GND2

8 VIN

8 PIN SOCKET

3,4 IO14_NEW

2,3,4,5 RST_SKETCH

PTS645-S-M-43-SMTR92-LFS

SW12

RESET SKETCH

100 R23

33pF 25V C41

RST_SKETCH 2,3,4,5

PTS645-S-M-43-SMTR92-LFS

SW10

Master reset-

100 R13

33pF 25V C19

M_RESET 3

GENW BOARD SPECIFIC

VDD_PLAT_3P3

R15 330

Com D14 GREEN

TXLED 3

R16 330

Fault D15 SML-P11UTT86

RXLED 3

R10 330

Power D10 GREEN

3,4,5 ATPSCK/IO2_3V_IO13

VDD_PLAT_3P3

U16

1 NC

2 VCC

3 A

4 GND

5 Y

6 1K


7 R14

8 D13 GREEN

MARK "L"

R65 200K

	New Devices Group		
	ARDUINO 101		
EE:M.KASHI, S.VANGENT	Size	CAGE Code	DWG NO
Custom	Scale	SCHEM FOR TA=H94227	
Monday, January 25, 2016	Sheet		






Monday, January 25, 2016




		St
--	--	----

Sheet


Power and reset




I/O



Antenna





JTAG



Test Points



Test JTAG



INTEL

New Devices Group

ARDUINO 101

EE: M. KASHI, S. VANGENT

Size

CAGE Code

DWG NO

Rev

Custom

Scale

SCHEM FOR TA=H94227

Sheet




3 of 4

Monday, January 25, 2016

Scale

Sheet

3 of 4



ENJOY!

	New Devices Group			
	ARDUINO 101			
EE:M.RASHI, S.VANGENT	Size	CAGE Code	DWG NO	Rev
	Custom		SCHEM FOR TA=H94227	1
Monday, January 25, 2016	Scale			Sheet 4 of 4