

TURBOT

Rev : X205

TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	DC-DC VOLTAGE
2	Block Diagram	27	GPIO/HW Mapping
3	CPU-DDI/VGA	28	POWER DELIVERY
4	CPU-DDR3-CHA	29	Power Sequence
5	CPU-DDR3-CHB		
6	CPU-PE/HDA/SD/eMMC/Strap		
7	CPU-SPI/CLOCK/RTC/PMC/UART		
8	CPU-USB/LPC/SMB/I2C		
9	CPU-PWR1		
10	CPU-PWR2		
11	CPU-GND		
12	Memory_CHA-1		
13	Memory_CHA-2		
14	uSD CARD CAGE		
15	HDMI / VGA		
16	USB3+USB2		
17	EXPANSION I/O		
18	LAN RTL8111GS-CG		
19	NOT USED		
20	CSI/GPIO Header/UART_DBG		
21	PWR BTN / LED / HOLE		
22	DC-5VSB/3VSB / VCC / VCC3		
23	DC/DC VCORE/GFX		
24	DC/DC VCORE/GFX PHASES		
25	DC-DIMM/DDR_VTT		

REVISION HISTORY:

Rev	Date	Notes
X100	2015/05/22	INITIAL RELEASE OF TURBOT DESIGN
X200	2015/07/30	FIXES BASED ON ALPHA QUALIFICATION
X201	2015/08/17	SWAP IN NEW LOW-Vth FET FOR Q16, DNI U33 (SPD EEPROM)
X202	2015/08/27	STUFF R354, REPLACE U32 (USB POWER SWITCH) WITH PART FROM X100 RELEASE
X203	2015/09/23	ADD LABELS TO BOM FOR PILOT PRODUCTION RELEASE
X204	2015/10/13	BOM FIX D5, D6, D10 TO PART WITH CORRECT FOOTPRINT
X205	2015/08/27	NO STUFF R53, R54, R55, R56 TO MATCH VALIDATED PROTOTYPES

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/3.0/> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

Minnowboard Turbot design derived from Minnowboard MAX as designed by CircuitCo LLC.

All derivative works are to be attributed to ADI Engineering and CircuitCo LLC.

For more information, see <http://creativecommons.org/licenses/by-sa/>

For all design files, including bill of materials and gerber files, please visit www.minnowboard.org

Prepared For:		BY:
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM
TITLE		
TURBOT		
SIZE	DWG NO	REV
C	ADI -80204-0125-G00	X205
DATE	11/16/2015	SHEET 1 of 29

6 5 4 3 2 1

D

D

C


C

B

B

A

A







BLOCK DIAGRAM

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO. ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 2 of 29		

6 5 4 3 2 1

FOR HDMI VIDEO/AUDIO,
 REVERSE BIT CONNECTIONS
 FROM (0:2) TO (2:0), BIT3
 IS THE CLOCK SIGNAL.
 STRAIGHT BIT ORDER is
 for EDP ONLY
 HDMI





BAYTRAIL_I
 DISPLAY SECTION

Bay Trail-I MCSI Port

CPU-DDI/VGA

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE			
TURBOT			
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	3 of 29



CPU-DDR3-CHA

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE			
TURBOT			
SIZE	DWG NO	REV	
C	ADI-80204-0125-G00	X205	
DATE	11/16/2015	SHEET	4 of 29

6

5

4

3

2

1

D

D

C

C

B

B

A

A

CPU1

AY45	DRAM1_MA_00	DRAM1_DO_00	BG38
BB47	DRAM1_MA_11	DRAM1_DO_11	BC40
AW41	DRAM1_MA_22	DRAM1_DO_22	BA42
BB44	DRAM1_MA_33	DRAM1_DO_33	BD42
BB50	DRAM1_MA_44	DRAM1_DO_44	BC38
BC53	DRAM1_MA_55	DRAM1_DO_55	BD36
BB49	DRAM1_MA_66	DRAM1_DO_66	BF42
BF50	DRAM1_MA_77	DRAM1_DO_77	BC44
BC52	DRAM1_MA_88	DRAM1_DO_88	BH32
BE52	DRAM1_MA_99	DRAM1_DO_99	BC32
AY48	DRAM1_MA_1010	DRAM1_DO_1010	BG36
BE51	DRAM1_MA_1111	DRAM1_DO_1111	BJ37
BD47	DRAM1_MA_1212	DRAM1_DO_1212	BG33
BA51	DRAM1_MA_1313	DRAM1_DO_1313	BJ33
BH49	DRAM1_MA_1414	DRAM1_DO_1414	BC37
BH50	DRAM1_MA_1515	DRAM1_DO_1515	BH38
		DRAM1_DO_1616	AU36
		DRAM1_DO_1717	AT36
BD38	DRAM1_DM_00	DRAM1_DO_1818	AV40
BH36	DRAM1_DM_11	DRAM1_DO_1919	AT40
BC36	DRAM1_DM_22	DRAM1_DO_2020	BA36
BH42	DRAM1_DM_33	DRAM1_DO_2121	AV36
AT51	DRAM1_DM_44	DRAM1_DO_2222	AY42
AM42	DRAM1_DM_55	DRAM1_DO_2323	AY40
AK50	DRAM1_DM_66	DRAM1_DO_2424	BJ41
AK52	DRAM1_DM_77	DRAM1_DO_2525	BG41
		DRAM1_DO_2626	BJ45
AV45	DRAM1_RAS	DRAM1_DO_2727	BH46
AV44	DRAM1_CAS	DRAM1_DO_2828	BG40
BB51	DRAM1_WE	DRAM1_DO_2929	BH40
		DRAM1_DO_3030	BH48
AY47	DRAM1_BS_00	DRAM1_DO_3131	BH47
AY44	DRAM1_BS_11	DRAM1_DO_3232	AY52
BF52	DRAM1_BS_22	DRAM1_DO_3333	AY51
		DRAM1_DO_3434	AP52
AT44	DRAM1_CS_0	DRAM1_DO_3535	AP51
		DRAM1_DO_3636	AW51
AT45	DRAM1_CS_2	DRAM1_DO_3737	AW53
		DRAM1_DO_3838	AR51
BG47	DRAM1_CKE_00	DRAM1_DO_3939	AR53
BE46	RESERVED_BE46	DRAM1_DO_4040	AP47
BD44	DRAM1_CKE_22	DRAM1_DO_4141	AP45
BF48	RESERVED_BF48	DRAM1_DO_4242	AK40
		DRAM1_DO_4343	AM41
AP41	DRAM1_ODT_0	DRAM1_DO_4444	AP48
		DRAM1_DO_4545	AP50
AT42	DRAM1_ODT_2	DRAM1_DO_4646	AK42
		DRAM1_DO_4747	AH40
		DRAM1_DO_4848	AM45
AV50	DRAM1_CKP_0	DRAM1_DO_4949	AM47
AV48	DRAM1_CKN_0	DRAM1_DO_5050	AF48
		DRAM1_DO_5151	AF50
		DRAM1_DO_5252	AM48
		DRAM1_DO_5353	AM50
AT50	DRAM1_CKP_2	DRAM1_DO_5454	AH44
AT48	DRAM1_CKN_2	DRAM1_DO_5555	AK45
		DRAM1_DO_5656	AM52
		DRAM1_DO_5757	AL51
		DRAM1_DO_5858	AG53
AT41	DRAM1_DRAMRST	DRAM1_DO_5959	AG51
		DRAM1_DO_6060	AL53
		DRAM1_DO_6161	AK51
		DRAM1_DO_6262	AF52
		DRAM1_DO_6363	AF51
			BF40
		DRAM1_DOSP_00	BD40
		DRAM1_DOSP_11	BG35
		DRAM1_DOSP_22	BH34
		DRAM1_DOSP_33	BA38
		DRAM1_DOSP_44	AY38
		DRAM1_DOSP_55	BH44
		DRAM1_DOSP_66	BG43
		DRAM1_DOSP_77	AU53
		DRAM1_DOSP_88	AV52
		DRAM1_DOSP_99	AP42
		DRAM1_DOSP_1010	AP44
		DRAM1_DOSP_1111	AK47
		DRAM1_DOSP_1212	AK48
		DRAM1_DOSP_1313	AH52
		DRAM1_DOSP_1414	AJ51
		DRAM1_DOSP_1515	

BAYTRAIL_1
DRAM1 SECTION

2 OF 13

CPU-DDR3-CHB

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 5 of 29		

D

D

C


C

B


B

A

A




BOM Option
Hardware Identification (HW ID)
 "001" = Revision X3



HW STRAP

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC




Top Swap(A16 Override)

H	Top address bit is unchanged
L	Top address bit is inverted

Strap Pin	Function
GPIO_S0_SC63 (LPE_I2S_FRM)	BIOS Boot Selection 0=LPC *1=SPI
GPIO_S0_SC65 (LPE_I2S_DATOUT)	Security Flash Descriptors 0=Override *1=Normal Operation



CPU-PE/HDA/SD/eMMC/Strap

Prepared For:	BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM		
TITLE	TURBOT		
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	6 of 29



CPU-SPI/CLOCK/RTC/PMC/UART

Prepared For:	BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM		
TITLE	TURBOT		
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	7 of 29



CPU-USB/LPC/SMB/I2C

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI-80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 8	of 29	

6

5

4

3

2

1

D

D

C


C

B

B

A

A



CPU-PWR1/TPM/LPC

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE			
TURBOT			
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	9 of 29

6













5

4

3

2

1



CPU-PWR2

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 10	of 29	

6

5

4

3

2

1

D

D

C







C

B

B


A

A



CPU-GND








Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 11	of 29	



NOTE: COMPATIBLE DDR3L MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING:
 MICRON MT41K128M16HA-125:D,
 MICRON MT41K256M16HA-125:E,
 MICRON MT41K512M16TNA-125:X

Memory_CHA-1

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 12 of 29		



NOTE: COMPATIBLE DDR3L MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING:
 MICRON MT41K128M16HA-125:D,
 MICRON MT41K512M16HA-125:E,
 MICRON MT41K512M16HA-125:X

Memory_CHA-2

Prepared For: BY: ADI ENGINEERING
 1758 WORTH PARK
 CHARLOTTESVILLE, VA 22911
 WWW.ADIENGINEERING.COM

TITLE: TURBOT

SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205
DATE: 11/16/2015	SHEET: 13 of 29	

6

5

4

3

2

1

D

D

C


C

B

B

A

A



uSD CARD CAGE

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 14 of 29		

6


5

4


3

2

1



HDMI_TXn_DP/N should be longer than HDMI_CLK_DN/P



HDMI - Charge Pump/
ESD/Level
Translator

uHDMI Connector Type D

uHDMI

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 15 of 29		

6

5

4

3

2

1

D

D

C


C

B

B

A

A



USB3+USB2

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 16 of 29		

6

5


4

3

2


1

**EXPANSION HS CONNECTOR WITH
mPCIE, mSATA, I2S AUDIO, GPIO, and XDP I/O**



EXPANSION CONNECTOR I/O

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO. ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 17 of 29		



8106E : NC PIN - 3,6,7,9,10,11,22,24



Ca
RTL8111GS-CG-X

OVERLAP R231 and R232 so ONLY 1 RESISTOR CAN BE INSTALLED AT A TIME.

BOM Difference

	RTL8111GS-CG (SWR mode) 1000M	RTL8111G-CG (LDO mode) 1000M	RTL8106E-CG (LDO mode) 10/100M
Ca	RTL8111GS	RTL8111G	RTL8106E
Cb	None	None	None
Cc	USBX2-LAN-1000	USBX2-LAN-1000	USBX2-LAN-100
Cd	X	X	V
Ce	0-04	0-04	.01U-25VX-04
Cf	V	V	X
Cg	L	R	X
Ch	V	X	X

DEFAULT



LAN RT8111GS-CG

Prepared For:	BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM		
TITLE	TURBOT		
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	18 of 29

6

5

4

3

2

1

D

D

C

C

B

B

A

A



(BLANK)

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO. ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 19 of 29		

6

5

4

3










2

1

POPULATE ONLY ONE OF THESE TO SELECT THE OPERATING VOLTAGE OF THE SPI FLASH.

At least 0.1" on the pin 1-2 side and the pin 7-8 side to allow space for the DediProg connector

NOTE: COMPATIBLE U3 SPI ROM PARTS ARE THE FOLLOWING:
 3.3V: WINBOND W25Q64BVSSIG, MICRON N25Q064A13
 1.8V: WINBOND W25Q64FWSSIG, MICRON N25Q064A11



SPI PROM/LSS HEADER

Prepared For:	BY:	
	ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE	TURBOT	
SIZE	DWG NO	REV
C	ADI -80204-0125-G00	X205
DATE	11/16/2015	SHEET 20 of 29

6

5

4



3

2

1


D

D



SYSTEM POWER LED - GPIO CONTROLLED

GPIO_D2_LED_CTRL




C

C

B

B

BOARD HOLES - 4 TOTAL - 1 in EACH CORNER



A

A

6

5

4

3


2

1

PWR BTN / LED / HOLES


Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 21 of 29		

DC_IN 5V




EuP Control

5VSB_CTRL
EuP Enable : High
EuP Disable : Low



5V and 3V PWR FET CONTROL


+3.3VSB / Boost +10V





+PS_3VSB
I_{max} 4.8A
Current limit. 8A
V_o=3.3V/6A

PG High when +PS_3VSB OVER than 95%
PG Low when +PS_3VSB Under than 85%

+5VSB & +3VSB




+VCC3 & +VCC



DC-5VSB/3VSB / VCC / VCC3

Prepared For:	BY:	
	ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE	TURBOT	
SIZE	DWG NO	REV
C	ADI -80204-0125-G00	X205
DATE	11/16/2015	SHEET 22 of 29



DC/DC Vcore/GFX CONTROL

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTEVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE			
TURBOT			
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	23 of 29

6

5


4

3


2

1

VCORE PHASE



GFX PHASE



DC/DC VCore/GFX PHASES

Prepared For:		BY:	
		ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE			
TURBOT			
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	24 of 29

6

5

4

3

2

1


VDIMM

$F = (V_{in} - 0.5) / 3.85p \cdot V_{in} \cdot R_{ton}$
 $R_{ton} = 806K, F = 285KHz$

on

STATE	S3/S5/VDDQ	VTTREF/VTT
S0	Hi Hi	on
S3	Lo Hi	on
S4/S5	Lo Lo	on




RT8207M S3 and S5 truth table





DC/DC-DIMM/DDR_VTT

Prepared For:	BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM		
TITLE	TURBOT		
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	25 of 29



D




C



B



A



DC-DC VOLTAGE

Prepared For:	BY:		
	ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM		
TITLE	TURBOT		
SIZE	DWG NO	REV	
C	ADI -80204-0125-G00	X205	
DATE	11/16/2015	SHEET	26 of 29

6

5

4

3

2

1

PCH-GPIO function

Pin Name	Power Well	Usage	Boot Set
GPIO_S5[00]	1P8VSB, 20k,H	SOC_GPIO_S5_0 (LSS CONN)	GPO
GPIO_S5[01]	1P8VSB, 20k,H	SOC_GPIO_S5_1 (LSS CONN)	GPO
GPIO_S5[02]	1P8VSB, 20k,H	SOC_GPIO_S5_2 (LSS CONN)	GPO
GPIO_S5[03]	1P8VSB, 20k,H	mPCIE_WAKEB	GPI
GPIO_S5[04]	1P8VSB, 20k,L	OPEN	GPO
GPIO_S5[05]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[06]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[07]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[08]	1P8VSB, 20k,H	HDMI_DC_DC ENABLE	GPO
GPIO_S5[09]	1P8VSB, 20k,H	HDMI LD SWITCH ENABLE	GPO
GPIO_S5[10]	1P8VSB, 20k,H	TXE UNLOCK control	GPO
GPIO_S0_SC[022]	1P8V, 20k,H	OPEN	GPO
GPIO_S0_SC[023]	1P8V, 20k,H	XDP_H_OBSDATA_A0	GPO
GPIO_S0_SC[024]	1P8V, 20k,H	XDP_H_OBSDATA_A1	GPO
GPIO_S0_SC[025]	1P8V, 20k,H	XDP_H_OBSDATA_A2	GPO
GPIO_S0_SC[026]	1P8V, 20k,H	XDP_H_OBSDATA_A3	GPO
GPIO_S0_SC[027]	1P8V, 20k,H	EXPANSION_BUS GPIO1	GPO
GPIO_S0_SC[028]	1P8V, 20k,H	EXPANSION_BUS GPIO2	GPO
GPIO_S0_SC[029]	1P8V, 20k,H	EXPANSION_BUS GPIO3	GPO
GPIO_S0_SC[030]	1P8V, 20k,H	EXPANSION_BUS GPIO4	GPO
GPIO_S0_SC[058]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[059]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[060]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[057]	1P8V, 20k,H	Debug Port UART3 TXD	UART
GPIO_S0_SC[061]	1P8V, 20k,H	Debug Port UART3 RXD	UART

Interrupt mapping

Function	INT# port	PCIe*1 port	Device
LAN	INTC#	port 2	RTL8111GS-CG

GPIO/HW MAPPING

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 27 of 29		

6


5

4

3

2


1



POWER DELIVERY

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE: TURBOT			
SIZE: C	DWG NO: ADI -80204-0125-G00	REV: X205	
DATE: 11/16/2015	SHEET: 28 of 29		

PWR Sequence & RST Diagram



POWER SEQUENCE

Prepared For:		BY: ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM	
TITLE TURBOT			
SIZE C	DWG NO ADI -80204-0125-G00	REV X205	
DATE 11/16/2015	SHEET 29 of 29		