


- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



$$V_{DSS} = 100V$$

$$R_{DS(on)} = 0.044\Omega$$

$$I_D = 23A$$



Absolute Maximum Ratings


	Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, V_{GS} @ 10V	23	A
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, V_{GS} @ 10V	16	
I_{DM}	Pulsed Drain Current ① ⑥	120	
P_D @ $T_C = 25^\circ C$	Power Dissipation	54	W
	Linear Derating Factor	0.36	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy② ⑥	310	mJ
I_{AR}	Avalanche Current① ⑥	18	A
E_{AR}	Repetitive Avalanche Energy①	5.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③ ⑥	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	2.8	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	65	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1mA$ ⑥
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.044	Ω	$V_{GS} = 10V, I_D = 12A$ ④
		—	—	0.053		$V_{GS} = 5.0V, I_D = 12A$ ④
		—	—	0.063		$V_{GS} = 4.0V, I_D = 10A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
g_{fs}	Forward Transconductance	14	—	—	S	$V_{DS} = 25V, I_D = 18A$ ⑥
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 80V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 16V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -16V$
Q_g	Total Gate Charge	—	—	74	nC	$I_D = 18A$
Q_{gs}	Gate-to-Source Charge	—	—	9.4		$V_{DS} = 80V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	38		$V_{GS} = 5.0V$, See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	$V_{DD} = 50V$
t_r	Rise Time	—	81	—		$I_D = 18A$
$t_{d(off)}$	Turn-Off Delay Time	—	39	—		$R_G = 5.0\Omega, V_{GS} = 5.0V$
t_f	Fall Time	—	62	—		$R_D = 2.7\Omega$, See Fig. 10 ④⑥
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	1800	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	350	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	170	—		$f = 1.0MHz$, See Fig. 5⑥
C	Drain to Sink Capacitance	—	12	—		$f = 1.0MHz$



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	23	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	120		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 18A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	190	290	ns	$T_J = 25^\circ\text{C}, I_F = 18A$
Q_{rr}	Reverse Recovery Charge	—	1.1	1.7	μC	$di/dt = 100A/\mu s$ ④⑥
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② Starting $T_J = 25^\circ\text{C}$, $L = 1.9mH$
 $R_G = 25\Omega$, $I_{AS} = 18A$. (See Figure 12)③ $I_{SD} \leq 18A$, $di/dt \leq 180A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$ ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.⑤ $t = 60s$, $f = 60Hz$

⑥ Uses IRL540N data and test conditions




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform



Fig 12c. Maximum Avalanche Energy
Vs. Drain Current

Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit





Fig 14. For N-Channel HEXFETS

International
IOR Rectifier

TO-220 Fullpak Outline

10.60 (.417)
10.40 (.409)

3.40 (.133)
3.10 (.123)

- A -

3.70 (.145)
3.20 (.126)

1.15 (.045)
MIN.

1 2 3

3.30 (.130)
3.10 (.122)

- B -

16.00 (.630)
15.80 (.622)

13.70 (.540)
13.50 (.530)

3X 1.40 (.055)
1.05 (.042)

3X 0.90 (.035)
0.70 (.028)

2.54 (.100)
2X

4.80 (.189)
4.60 (.181)

2.80 (.110)
2.60 (.102)

7.10 (.280)
6.70 (.263)

3X 0.48 (.019)
0.44 (.017)

2.85 (.112)
2.65 (.104)

NOTES:

1 DIMENSIONING & TOLERANCING
PER ANSI Y14.5M, 1982

2 CONTROLLING DIMENSION: INCH.

MINIMUM CREEPAGE
DISTANCE BETWEEN
A-B-C-D = 4.80 (.189)

LEAD ASSIGNMENTS

1 - GATE
2 - DRAIN
3 - SOURCE

Φ 0.25 (.010) M A M B

TO-220 Fullpak

Diagram illustrating the markings on a MOSFET package (IRF840G):

- INTERNATIONAL RECTIFIER LOGO**: Points to the IR logo on the package.
- PART NUMBER**: Points to the text **IRF840G** on the package.
- ASSEMBLY LOT CODE**: Points to the text **E401 9245** on the package.
- DATE CODE (YYWW)**: Points to the text **E401 9245** on the package.
 - YY = YEAR**
 - WW = WEEK**

International
IOR Rectifier

3/98

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>