


IRLR/U120N

HEXFET® Power MOSFET


- Surface Mount (IRLR120N)
- Straight Lead (IRLU120N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated



Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.




Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	10	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	7.0	
I_{DM}	Pulsed Drain Current ①⑥	35	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy②⑥	85	mJ
I_{AR}	Avalanche Current①⑥	6.0	A
E_{AR}	Repetitive Avalanche Energy①⑥	4.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	


Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **	—	50	
$R_{\theta JA}$	Junction-to-Ambient	—	110	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.12	—	V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.185	W	V _{GS} = 10V, I _D = 6.0A ④
		—	—	0.225		V _{GS} = 5.0V, I _D = 6.0A ④
		—	—	0.265		V _{GS} = 4.0V, I _D = 5.0A ④
V _{GS(th)}	Gate Threshold Voltage	1.0	—	2.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	3.1	—	—	S	V _{DS} = 25V, I _D = 6.0A⑥
I _{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V _{DS} = 100V, V _{GS} = 0V
		—	—	250		V _{DS} = 80V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 16V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -16V
Q _g	Total Gate Charge	—	—	20	nC	I _D = 6.0A
Q _{gs}	Gate-to-Source Charge	—	—	4.6		V _{DS} = 80V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	—	10		V _{GS} = 5.0V, See Fig. 6 and 13 ④⑥
t _{d(on)}	Turn-On Delay Time	—	4.0	—	ns	V _{DD} = 50V
t _r	Rise Time	—	35	—		I _D = 6.0A
t _{d(off)}	Turn-Off Delay Time	—	23	—		R _G = 11Ω, V _{GS} = 5.0V
t _f	Fall Time	—	22	—		R _D = 8.2Ω, See Fig. 10 ④⑥
L _D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact⑤
L _S	Internal Source Inductance	—	7.5	—		
C _{iss}	Input Capacitance	—	440	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	97	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	50	—		f = 1.0MHz, See Fig. 5⑥

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	10	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	35		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _J = 25°C, I _S = 6.0A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	110	160	ns	T _J = 25°C, I _F = 6.0A
Q _{rr}	Reverse Recovery Charge	—	410	620	nC	di/dt = 100A/μs ④⑥
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② V_{DD} = 25V, starting T_J = 25°C, L = 4.7mH R_G = 25Ω, I_{AS} = 6.0A. (See Figure 12)
- ③ I_{SD} ≤ 6.0A, di/dt ≤ 340A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ This is applied for I-PAK, L_S of D-PAK is measured between lead and center of die contact
- ⑥ Uses IRL520N data and test conditions.

** When mounted on 1" square PCB (FR-4 or G-10 Material) .
For recommended footprint and soldering techniques refer to application note #AN-994




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS


IRLR/U120N



Package Outline

TO-252AA Outline

Dimensions are shown in millimeters (inches)




- NOTES:**
- 1 DIMENSIONING & TOLERANCING PER ANS Y14.5M, 1982.
 - 2 CONTROLLING DIMENSION : INCH.
 - 3 CONFORMS TO JEDEC OUTLINE TO-252AA.
 - 4 DIMENSIONS SHOWN ARE BEFORE SOLDER DIP, SOLDER DIP MAX. +0.16 (.006).

Part Marking Information

TO-252AA (D-PARK)


EXAMPLE : THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 9U1P



Package Outline

TO-251AA Outline


Dimensions are shown in millimeters (inches)



Part Marking Information

TO-251AA (I-PARK)

EXAMPLE : THIS IS AN IRFU120
 WITH ASSEMBLY
 LOT CODE 9U1P




IRLR/U120N


International
IR Rectifier

Tape & Reel Information

TO-252AA



- NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- NOTES :
1. OUTLINE CONFORMS TO EIA-481.

International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T 3Z2, Tel: (905) 453 2200

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: 171 (K&H Bldg.) 30-4 Nishi-ikebukuro 3-chome, Toshima-ku, Tokyo Japan Tel: 81 33 983 0086

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 16907 Tel: 65 221 8371

Data and specifications subject to change without notice.

5/98

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>