

PIC18F1220/1320 Data Sheet

18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



PIC18F1220/1320

18/20/28-Pin High-Performance, Enhanced Flash MCUs with 10-bit A/D and nanoWatt Technology

Low-Power Features:

- Power Managed modes:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off
- Power Consumption modes:
 - PRI_RUN: 150 μA, 1 MHz, 2V
 - PRI_IDLE: 37 μA, 1 MHz, 2V
 - SEC_RUN: 14 $\mu A,$ 32 kHz, 2V
 - SEC_IDLE: 5.8 μA, 32 kHz, 2V
 - RC_RUN: 110 μA, 1 MHz, 2V
 - RC_IDLE: 52 μA, 1 MHz, 2V
 - Sleep: 0.1 μA, 1 MHz, 2V
- Timer1 Oscillator: 1.1 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

Oscillators:

- · Four Crystal modes:
 - LP, XT, HS: up to 25 MHz
 - HSPLL: 4-10 MHz (16-40 MHz internal)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal oscillator block:
 - 8 user-selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz
 - 125 kHz to 8 MHz calibrated to 1%
 - Two modes select one or two I/O pins
 - OSCTUNE Allows user to shift frequency
- Secondary oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High current sink/source 25 mA/25 mA
- Three external interrupts
- Enhanced Capture/Compare/PWM (ECCP) module:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-Shutdown and Auto-Restart
 - Capture is 16-bit, max resolution 6.25 ns (TCY/16)
 - Compare is 16-bit, max resolution 100 ns (TCY)
- Compatible 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D) with programmable acquisition time
- Enhanced USART module:
 - Supports RS-485, RS-232 and LIN 1.2
 - Auto-Wake-up on Start bit
 - Auto-Baud Detect

Special Microcontroller Features:

- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-programmable under software control
- Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
 - 2% stability over VDD and Temperature
- Single-supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V

	Program Memory		Data Memory			40 1.14	ECCP		Time and
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-bit A/D (ch)	(PWM)	EUSART	Timers 8/16-bit
PIC18F1220	4K	2048	256	256	16	7	1	Y	1/3
PIC18F1320	8K	4096	256	256	16	7	1	Y	1/3

PIC18F1220/1320

Pin Diagrams




Table of Contents

1.0	Device Overview	
2.0	Oscillator Configurations	-
3.0	Power Managed Modes	
4.0	Reset	
5.0	Memory Organization	
6.0	Flash Program Memory	57
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	
9.0	Interrupts	
10.0	I/O Ports	87
11.0	Timer0 Module	
12.0	Timer1 Module	103
13.0	Timer2 Module	109
14.0	Timer3 Module	111
15.0	Enhanced Capture/Compare/PWM (ECCP) Module	115
16.0	Enhanced Addressable Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	131
17.0	10-Bit Analog-to-Digital Converter (A/D) Module	155
18.0	Low-Voltage Detect	
19.0	Special Features of the CPU	
20.0	Instruction Set Summary	191
21.0	Development Support	
22.0	Electrical Characteristics	237
23.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
Appe	ndix D: Migration from Baseline to Enhanced Devices	292
	ndix E: Migration from Mid-Range to Enhanced Devices	
	ndix F: Migration from High-End to Enhanced Devices	
	(
	Vicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
PIC1	8F1220/1320 Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

• PIC18F1220 • PIC18F1320

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high endurance Enhanced Flash program memory. On top of these features, the PIC18F1220/1320 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F1220/1320 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The power managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μ A, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F1220/1320 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output), or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes, with the same pin options as the External Clock modes.
- An internal oscillator block, which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies (from 125 kHz to 4 MHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation, or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Poweron Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval and can even allow an application to perform routine background activities and return to Sleep without returning to full power operation.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions and auto-restart, to reactivate outputs once the condition has cleared.
- Enhanced USART: This serial communication module features automatic wake-up on Start bit and automatic baud rate detection and supports RS-232, RS-485 and LIN 1.2 protocols, making it ideally suited for use in Local Interconnect Network (LIN) bus applications.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F1220/1320 family are available in 18-pin, 20-pin and 28-pin packages. A block diagram for this device family is shown in Figure 1-1.

The devices are differentiated from each other only in the amount of on-chip Flash program memory (4 Kbytes for the PIC18F1220 device, 8 Kbytes for the PIC18F1320 device). These and other features are summarized in Table 1-1. A block diagram of the PIC18F1220/1320 device architecture is provided in Figure 1-1. The pinouts for this device family are listed in Table 1-2.

TABLE 1-1:DEVICE FEATURES

Features	PIC18F1220	PIC18F1320
Operating Frequency	DC – 40 MHz	DC – 40 MHz
Program Memory (Bytes)	4096	8192
Program Memory (Instructions)	2048	4096
Data Memory (Bytes)	256	256
Data EEPROM Memory (Bytes)	256	256
Interrupt Sources	15	15
I/O Ports	Ports A, B	Ports A, B
Timers	4	4
Enhanced Capture/Compare/PWM Modules	1	1
Serial Communications	Enhanced USART	Enhanced USART
10-bit Analog-to-Digital Module	7 input channels	7 input channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable Low-Voltage Detect	Yes	Yes
Programmable Brown-out Reset	Yes	Yes
Instruction Set	75 Instructions	75 Instructions
Packages	18-pin SDIP 18-pin SOIC 20-pin SSOP 28-pin QFN	18-pin SDIP 18-pin SOIC 20-pin SSOP 28-pin QFN




TABLE 1-2. FIGTOFIZZU/1320 FINOUT I/O DESCRIFTIONS	TABLE 1-2:	PIC18F1220/1320 PINOUT I/O DESCRIPTIONS
----------------------------------------------------	------------	-----------------------------------------

	Pi	Pin Number			Duff					
Pin Name	PDIP/ SOIC	SSOP	QFN	Pin Type	Buffer Type	Description				
MCLR/Vpp/RA5 MCLR	4	4	1	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-lov Reset to the device.				
VPP RA5				P I		Programming voltage input. Digital input.				
OSC1/CLKI/RA7 OSC1	16	18	21	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.				
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)				
RA7				I/O	ST	General purpose I/O pin.				
OSC2/CLKO/RA6 OSC2	15	17	20	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.				
CLKO RA6				0	ST	In RC, EC and INTRC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes instruction cycle rate. General purpose I/O pin.				
RAO				1/0	51	PORTA is a bidirectional I/O port.				
RA0/AN0	1	1	26			FOR TA IS a bidirectional i/O port.				
RA0/ANO RA0 ANO		I	20	I/O I	ST Analog	Digital I/O. Analog input 0.				
RA1/AN1/LVDIN RA1 AN1 LVDIN	2	2	27	I/O I	ST Analog Analog	Digital I/O. Analog input 1. Low-Voltage Detect input.				
RA2/AN2/VREF-	6	7	7	-	· ····································	g,g,, , , , , , , , , , ,				
RA2 AN2 VREF-				I/O I I	ST Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.				
RA3/AN3/Vref+ RA3 AN3	7	8	8	I/O I	ST Analog	Digital I/O. Analog input 3.				
VREF+				I	Analog	A/D reference voltage (high) input.				
RA4/T0CKI RA4 T0CKI	3	3	28	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.				
RA5						See the MCLR/VPP/RA5 pin.				
RA6						See the OSC2/CLKO/RA6 pin.				
RA7						See the OSC1/CLKI/RA7 pin.				
Legend: TTL = T ST = St	L TL compa chmitt Tri utput	igger inp	ut with (evels	CMOS = CMOS compatible input or output I = Input P = Power				

OD = Open-drain (no P diode to VDD)

	Pin Number			Pin Buff	Buffer					
Pin Name	PDIP/ SOIC	SSOP	QFN	Type Type		Description				
						PORTB is a bidirectional I/O port. PORTB can be softwar programmed for internal weak pull-ups on all inputs.				
RB0/AN4/INT0 RB0 AN4 INT0	8	9	9	I/O I I	TTL Analog ST	Digital I/O. Analog input 4. External interrupt 0.				
RB1/AN5/TX/CK/INT1 RB1 AN5 TX CK INT1	9	10	10	I/O I 0 I/O I	TTL Analog — ST ST	Digital I/O. Analog input 5. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). External interrupt 1.				
RB2/P1B/INT2 RB2 P1B INT2	17	19	23	I/O O I	TTL — ST	Digital I/O. Enhanced CCP1/PWM output. External interrupt 2.				
RB3/CCP1/P1A RB3 CCP1 P1A	18	20	24	I/O I/O O	TTL ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. Enhanced CCP1/PWM output.				
RB4/AN6/RX/DT/KBI0 RB4 AN6 RX DT KBI0	10	11	12	I/O I I I/O I	TTL Analog ST ST TTL	Digital I/O. Analog input 6. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). Interrupt-on-change pin.				
RB5/PGM/KBI1 RB5 PGM KBI1	11	12	13	I/O I/O I	TTL ST TTL	Digital I/O. Low-Voltage ICSP Programming enable pin. Interrupt-on-change pin.				
RB6/PGC/T10S0/ T13CKI/P1C/KBI2 RB6 PGC T10S0 T13CKI P1C KBI2	12	13	15	I/O I/O I O I	TTL ST — ST — TTL	Digital I/O. In-Circuit Debugger and ICSP programming clock pin. Timer1 oscillator output. Timer1/Timer3 external clock output. Enhanced CCP1/PWM output. Interrupt-on-change pin.				
RB7/PGD/T1OSI/ P1D/KBI3 RB7 PGD T1OSI P1D KBI3	13	14	16	I/O I/O I O I	TTL ST CMOS — TTL	Digital I/O. In-Circuit Debugger and ICSP programming data pin. Timer1 oscillator input. Enhanced CCP1/PWM output. Interrupt-on-change pin.				
Vss	5	5, 6	3, 5	Р		Ground reference for logic and I/O pins.				
Vdd	14	15, 16	17, 19	Р	_	Positive supply for logic and I/O pins.				
NC	—	—	18	_		No connect.				
ST = Sc O = Ou	hmitt Tri Itput	atible inp igger inp	ut with (evels	CMOS = CMOS compatible input or output I = Input P = Power				

TABLE 1-2: PIC18F1220/1320 PINOUT I/O DESCRIPTIONS (CONTINUED)

OD = Open-drain (no P diode to VDD)

PIC18F1220/1320

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F1220 and PIC18F1320 devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with FOSC/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:										
Mode	ode Freq OSC1 OSC2									
XT	455 kHz	56 pF	56 pF							
	2.0 MHz	47 pF	47 pF							
	4.0 MHz	33 pF	33 pF							
HS	8.0 MHz	27 pF	27 pF							
	16.0 MHz	22 pF	22 pF							

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Resonators Used:							
455 kHz 4.0 MHz							
2.0 MHz	8.0 MHz						
16.0 MHz							

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capacitor Values Tested:				
	Freq	C1	C2			
LP	32 kHz	33 pF	33 pF			
	200 kHz	15 pF	15 pF			
XT	1 MHz	33 pF	33 pF			
	4 MHz	27 pF	27 pF			
HS	4 MHz	27 pF	27 pF			
	8 MHz	22 pF	22 pF			
	20 MHz	15 pF	15 pF			

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Crystals Used:							
32 kHz	4 MHz						
200 kHz	8 MHz						
1 MHz	20 MHz						

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.



EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.3 HSPLL

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency crystal oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals.

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is enabled only when the oscillator configuration bits are programmed for HSPLL mode. If programmed for any other mode, the PLL is not enabled.

FIGURE 2-3: PLL BLOCK DIAGRAM




2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset, or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes, or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.


FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.5 RC Oscillator


For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation, due to tolerance of external R and C components used. Figure 2-6 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes, or to synchronize other logic.



The RCIO Oscillator mode (Figure 2-7) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





2.6 Internal Oscillator Block

The PIC18F1220/1320 devices include an internal oscillator block, which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the system clock. It also drives a postscaler, which can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when a system clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a 31 kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source, or when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 19.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTRC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz (see Table 22-6). This changes the frequency of the INTRC source from its nominal 31.25 kHz. Peripherals and features that depend on the INTRC source will be affected by this shift in frequency.

Once set during factory calibration, the INTRC frequency will remain within $\pm 2\%$ as temperature and VDD change across their full specified operating ranges.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory, but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \ \mu\text{s} = 256 \ \mu\text{s}$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

REGISTER 2-1:	OSCTUNE: OSCILLATOR TUNING REGISTER											
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0				
	bit 7							bit 0				
bit 7-6	Unimpleme	nted: Read	d as '0'									
bit 5-0	TUN<5:0>:	Frequency	Tuning bits									
	011111 = Maximum frequency											
	•	•										
	•	•										
	000001											
	000000 = Center frequency. Oscillator module is running at the calibrated frequency.											
	111111											
	•	•										
	•	•										
	100000 = N											
	Legend:											
	R = Readab	le bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'				

'1' = Bit is set

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F1220/1320 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F1220/1320 devices offer two alternate clock sources. When enabled, these give additional options for switching to the various power managed operating modes.

-n = Value at POR

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined on POR by the contents of Configuration Register 1H. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power managed mode. PIC18F1220/1320 devices offer only the Timer1 oscillator as a secondary oscillator. This oscillator, in all power managed modes, is often the time base for functions such as a real-time clock.

x = Bit is unknown

'0' = Bit is cleared

Most often, a 32.768 kHz watch crystal is connected between the RB6/T1OSO and RB7/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground. These pins are also used during ICSP operations.

The Timer1 oscillator is discussed in greater detail in **Section 12.2 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F1220/1320 devices are shown in Figure 2-8. See **Section 12.0 "Timer1 Module"** for further details of the Timer1 oscillator. See **Section 19.1 "Configuration Bits"** for configuration register details.

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the system clock's operation, both in full power operation and in power managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source that is used when the device is operating in power managed modes. The available clock sources are the primary clock (defined in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock selection has no effect until a SLEEP instruction is executed and the device enters a power managed mode of operation. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source, the INTOSC source (8 MHz), or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). If the internal oscillator block is supplying the system clock, changing the states of these bits will have an immediate change on the internal oscillator's output.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the system clock. The OSTS indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the system clock in Primary Clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the system clock in RC Clock modes or during Two-Speed Start-ups. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the system clock in Secondary Clock modes. In power managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the system clock, or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls the selective shutdown of the controller's CPU in power managed modes. The uses of these bits are discussed in more detail in **Section 3.0 "Power Managed Modes"**.

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.




FIGURE 2-8: PIC18F1220/1320 CLOCK DIAGRAM

REGISTER 2-2: OSCCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7							bit 0

bit 7 IDLEN: Idle Enable bits

1 = Idle mode enabled; CPU core is not clocked in power managed modes

0 = Run mode enabled; CPU core is clocked in Run modes, but not Sleep mode

bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits

- 111 = 8 MHz (8 MHz source drives clock directly)
- 110 = 4 MHz
- 101 = 2 MHz
- 100 = 1 MHz
- 011 = 500 kHz
- 010 = 250 kHz
- 001 = 125 kHz

000 = 31 kHz (INTRC source drives clock directly)

bit 3 **OSTS:** Oscillator Start-up Time-out Status bit

- 1 = Oscillator Start-up Timer time-out has expired; primary oscillator is running
- 0 = Oscillator Start-up Timer time-out is running; primary oscillator is not ready
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits
 - 1x = Internal oscillator block (RC modes)
 - 01 = Timer1 oscillator (Secondary modes)
 - 00 = Primary oscillator (Sleep and PRI_IDLE modes)

Note 1: Depends on state of the IESO bit in Configuration Register 1H.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F1220/1320 devices contain circuitry to prevent clocking "glitches" when switching between clock sources. A short pause in the system clock occurs during the clock switch. The length of this pause is between 8 and 9 clock periods of the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power Managed Modes"**.

2.8 Effects of Power Managed Modes on the Various Clock Sources

When the device executes a SLEEP instruction, the system is switched to one of the power managed modes, depending on the state of the IDLEN and SCS1:SCS0 bits of the OSCCON register. See **Section 3.0 "Power Managed Modes"** for details.

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In Secondary Clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the system clock. The Timer1 oscillator may also run in all power managed modes if required to clock Timer1 or Timer3.

In Internal Oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the system clock source. The INTRC output can be used directly to provide the system clock and may be enabled to support various special features, regardless of the power managed mode (see Section 19.2 "Watchdog Timer (WDT)" through Section 19.4 "Fail-Safe Clock Monitor"). The INTOSC output at 8 MHz may be used directly to clock the system, or may be divided down first. The INTOSC output is disabled if the system clock is provided directly from the INTRC output. If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a realtime clock. Other features may be operating that do not require a system clock source (i.e., INTn pins, A/D conversions and others).

2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Sections 4.1 through 4.5.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 22-8) if enabled in Configuration Register 2L. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of 5 to 10 μs following POR while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

Oscillator Mode	OSC1 Pin	OSC2 Pin	
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)	
RCIO, INTIO2	Floating, external resistor should pull high	Configured as PORTA, bit 6	
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6	
EC	Floating, pulled by external clock	At logic low (clock/4 output)	
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level	

TABLE 2-3:OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-1 in **Section 4.0** "**Reset**" for time-outs due to Sleep and MCLR Reset.

3.0 POWER MANAGED MODES

The PIC18F1220/1320 devices offer a total of six operating modes for more efficient power management (see Table 3-1). These provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery powered devices).

There are three categories of power managed modes:

- Sleep mode
- Idle modes
- Run modes

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or INTOSC multiplexer); the Sleep mode does not use a clock source.

The clock switching feature offered in other PIC18 devices (i.e., using the Timer1 oscillator in place of the primary oscillator) and the Sleep mode offered by all PIC[®] devices (where all system clocks are stopped) are both offered in the PIC18F1220/1320 devices (SEC_RUN and Sleep modes, respectively). However, additional power managed modes are available that allow the user greater flexibility in determining what portions of the device are operating. The power managed modes are event driven; that is, some specific event must occur for the device to enter or (more particularly) exit these operating modes.

For PIC18F1220/1320 devices, the power managed modes are invoked by using the existing SLEEP instruction. All modes exit to PRI_RUN mode when triggered by an interrupt, a Reset or a WDT time-out (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source). In addition, power managed Run modes may also exit to Sleep mode, or their corresponding Idle mode.

3.1 Selecting Power Managed Modes

Selecting a power managed mode requires deciding if the CPU is to be clocked or not and selecting a clock source. The IDLEN bit controls CPU clocking, while the SCS1:SCS0 bits select a clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The clock source is selected by setting the SCS bits of the OSCCON register (Register 2-2). Three clock sources are available for use in power managed Idle modes: the primary clock (as configured in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The secondary and internal oscillator block sources are available for the power managed modes (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source).

	OSCCON Bits		Module Clocking			
Mode	ModeIDLENSCS1:SCS0CPUPeripherals<7><1:0>		Available Clock and Oscillator Source			
Sleep	0	00	Off	Off	None – All clocks are disabled	
PRI_RUN	0	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC, INTRC ⁽¹⁾ This is the normal full power execution mode.	
SEC_RUN	0	01	Clocked	Clocked	Secondary – Timer1 Oscillator	
RC_RUN	0	lx	Clocked	Clocked	Internal Oscillator Block ⁽¹⁾	
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC	
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator	
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽¹⁾	

TABLE 3-1: POWER MANAGED MODES

Note 1: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.2 ENTERING POWER MANAGED MODES

In general, entry, exit and switching between power managed clock sources requires clock source switching. In each case, the sequence of events is the same.

Any change in the power managed mode begins with loading the OSCCON register and executing a SLEEP instruction. The SCS1:SCS0 bits select one of three power managed clock sources; the primary clock (as defined in Configuration Register 1H), the secondary clock (the Timer1 oscillator) and the internal oscillator block (used in RC modes). Modifying the SCS bits will have no effect until a SLEEP instruction is executed. Entry to the power managed mode is triggered by the execution of a SLEEP instruction.

Figure 3-5 shows how the system is clocked while switching from the primary clock to the Timer1 oscillator. When the SLEEP instruction is executed, clocks to the device are stopped at the beginning of the next instruction cycle. Eight clock cycles from the new clock source are counted to synchronize with the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source resume clocking the system. The actual length of the pause is between eight and nine clock periods from the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Three bits indicate the current clock source: OSTS and IOFS in the OSCCON register and T1RUN in the T1CON register. Only one of these bits will be set while in a power managed mode. When the OSTS bit is set, the primary clock is providing the system clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source and is providing the system clock. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If none of these bits are set, then either the INTRC clock source is clocking the system, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source in Configuration Register 1H, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering an RC power managed mode (same frequency) would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode; executing a SLEEP instruction is simply a trigger to place the controller into a power managed mode selected by the OSCCON register, one of which is Sleep mode.

3.1.3 MULTIPLE SLEEP COMMANDS

The power managed mode that is invoked with the SLEEP instruction is determined by the settings of the IDLEN and SCS bits at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power managed mode specified by these same bits at that time. If the bits have changed, the device will enter the new power managed mode specified by the new bit settings.

3.1.4 COMPARISONS BETWEEN RUN AND IDLE MODES

Clock source selection for the Run modes is identical to the corresponding Idle modes. When a SLEEP instruction is executed, the SCS bits in the OSCCON register are used to switch to a different clock source. As a result, if there is a change of clock source at the time a SLEEP instruction is executed, a clock switch will occur.

In Idle modes, the CPU is not clocked and is not running. In Run modes, the CPU is clocked and executing code. This difference modifies the operation of the WDT when it times out. In Idle modes, a WDT time-out results in a wake from power managed modes. In Run modes, a WDT time-out results in a WDT Reset (see Table 3-2).

During a wake-up from an Idle mode, the CPU starts executing code by entering the corresponding Run mode until the primary clock becomes ready. When the primary clock becomes ready, the clock source is automatically switched to the primary clock. The IDLEN and SCS bits are unchanged during and after the wake-up.

Figure 3-2 shows how the system is clocked during the clock source switch. The example assumes the device was in SEC_IDLE or SEC_RUN mode when a wake is triggered (the primary clock was configured in HSPLL mode).

Power Managed Mode	CPU is Clocked by	WDT Time-out causes a	Peripherals are Clocked by	Clock during Wake-up (while primary becomes ready)
Sleep	Not clocked (not running)	Wake-up	Not clocked	None or INTOSC multiplexer if Two-Speed Start-up or Fail-Safe Clock Monitor are enabled
Any Idle mode	Not clocked (not running)	Wake-up	Primary, Secondary or INTOSC multiplexer	Unchanged from Idle mode (CPU operates as in corresponding Run mode)
Any Run mode	Primary or secondary clocks or INTOSC multiplexer	Reset	Primary or secondary clocks or INTOSC multiplexer	Unchanged from Run mode

TABLE 3-2: COMPARISON BETWEEN POWER MANAGED MODES

3.2 Sleep Mode

The power managed Sleep mode in the PIC18F1220/ 1320 devices is identical to that offered in all other PIC microcontrollers. It is entered by clearing the IDLEN and SCS1:SCS0 bits (this is the Reset state) and executing the SLEEP instruction. This shuts down the primary oscillator and the OSTS bit is cleared (see Figure 3-1).

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the system will not be clocked until the primary clock source becomes ready (see Figure 3-2), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 19.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the system clocks. The IDLEN and SCS bits are not affected by the wake-up.


3.3 Idle Modes


The IDLEN bit allows the microcontroller's CPU to be selectively shut down while the peripherals continue to operate. Clearing IDLEN allows the CPU to be clocked. Setting IDLEN disables clocks to the CPU, effectively stopping program execution (see Register 2-2). The peripherals continue to be clocked regardless of the setting of the IDLEN bit.

There is one exception to how the IDLEN bit functions. When all the low-power OSCCON bits are cleared (IDLEN:SCS1:SCS0 = 000), the device enters Sleep mode upon the execution of the SLEEP instruction. This is both the Reset state of the OSCCON register and the setting that selects Sleep mode. This maintains compatibility with other PIC devices that do not offer power managed modes. If the Idle Enable bit, IDLEN (OSCCON<7>), is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset.

When a wake event occurs, CPU execution is delayed approximately 10 μ s while it becomes ready to execute code. When the CPU begins executing code, it is clocked by the same clock source as was selected in the power managed mode (i.e., when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals until the primary clock source becomes ready – this is essentially RC_RUN mode). This continues until the primary clock source becomes ready. When the primary clock becomes ready, the OSTS bit is set and the system clock source is switched to the primary clock (see Figure 3-4). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to full power operation.





DS39605F-page 22

3.3.1 PRI_IDLE MODE

This mode is unique among the three Low-Power Idle modes, in that it does not disable the primary system clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered by setting the IDLEN bit, clearing the SCS bits and executing a SLEEP instruction. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified in Configuration Register 1H. The OSTS bit remains set in PRI_IDLE mode (see Figure 3-3).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of approximately 10 μ s is required between the wake event and code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wakeup, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-4).

FIGURE 3-3: TRANSITION TIMING TO PRI_IDLE MODE





FIGURE 3-4: TRANSITION TIMING FOR WAKE FROM PRI_IDLE MODE




3.3.2 SEC_IDLE MODE


In SEC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered by setting the Idle bit, modifying bits, SCS1:SCS0 = 01 and executing a SLEEP instruction. When the clock source is switched (see Figure 3-5) to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result. When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the Timer1 oscillator. The microcontroller operates in SEC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The Timer1 oscillator continues to run.

FIGURE 3-5: TIMING TRANSITION FOR ENTRY TO SEC_IDLE MODE







3.3.3 RC_IDLE MODE


In RC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.


This mode is entered by setting the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer (see Figure 3-7), the primary oscillator is shut down and the OSTS bit is cleared.


If the IRCF bits are set to a non-zero value (thus, enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable, in about 1 ms. Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The microcontroller operates in RC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wakeup. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

FIGURE 3-7: TIMING TRANSITION TO RC_IDLE MODE







3.4 Run Modes

If the IDLEN bit is clear when a SLEEP instruction is executed, the CPU and peripherals are both clocked from the source selected using the SCS1:SCS0 bits. While these operating modes may not afford the power conservation of Idle or Sleep modes, they do allow the device to continue executing instructions by using a lower frequency clock source. RC_RUN mode also offers the possibility of executing code at a frequency greater than the primary clock.

Wake-up from a power managed Run mode can be triggered by an interrupt, or any Reset, to return to full power operation. As the CPU is executing code in Run modes, several additional exits from Run modes are possible. They include exit to Sleep mode, exit to a corresponding Idle mode and exit by executing a RESET instruction. While the device is in any of the power managed Run modes, a WDT time-out will result in a WDT Reset.

3.4.1 PRI_RUN MODE

The PRI_RUN mode is the normal full power execution mode. If the SLEEP instruction is never executed, the microcontroller operates in this mode (a SLEEP instruction is executed to enter all other power managed modes). All other power managed modes exit to PRI_RUN mode when an interrupt or WDT time-out occur.

There is no entry to PRI_RUN mode. The OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 2.7.1 "Oscillator Control Register").

3.4.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.


SEC_RUN mode is entered by clearing the IDLEN bit, setting SCS1:SCS0 = 01 and executing a SLEEP instruction. The system clock source is switched to the Timer1 oscillator (see Figure 3-9), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, system clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result.

When a wake event occurs, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The Timer1 oscillator continues to run.

Firmware can force an exit from SEC_RUN mode. By clearing the T1OSCEN bit (T1CON<3>), an exit from SEC_RUN back to normal full power operation is triggered. The Timer1 oscillator will continue to run and provide the system clock, even though the T1OSCEN bit is cleared. The primary clock is started. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-6). When the clock switch is cleared, the Timer1 oscillator is disabled, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up.

FIGURE 3-9: TIMING TRANSITION FOR ENTRY TO SEC_RUN MODE



3.4.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer and the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive, or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either of the INTIO1 or INTIO2 oscillators), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by clearing the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The IRCF bits may select the clock frequency before the SLEEP instruction is executed. When the clock source is switched to the INTOSC multiplexer (see Figure 3-10), the primary oscillator is shut down and the OSTS bit is cleared.

The IRCF bits may be modified at any time to immediately change the system clock speed. Executing a SLEEP instruction is not required to select a new clock frequency from the INTOSC multiplexer. Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the system clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the system continue while the INTOSC source stabilizes, in approximately 1 ms.

If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set.

When a wake event occurs, the system continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.




FIGURE 3-10: TIMING TRANSITION TO RC_RUN MODE

3.4.4 EXIT TO IDLE MODE

An exit from a power managed Run mode to its corresponding Idle mode is executed by setting the IDLEN bit and executing a SLEEP instruction. The CPU is halted at the beginning of the instruction following the SLEEP instruction. There are no changes to any of the clock source status bits (OSTS, IOFS or T1RUN). While the CPU is halted, the peripherals continue to be clocked from the previously selected clock source.

3.4.5 EXIT TO SLEEP MODE

An exit from a power managed Run mode to Sleep mode is executed by clearing the IDLEN and SCS1:SCS0 bits and executing a SLEEP instruction. The code is no different than the method used to invoke Sleep mode from the normal operating (full power) mode.

The primary clock and internal oscillator block are disabled. The INTRC will continue to operate if the WDT is enabled. The Timer1 oscillator will continue to run, if enabled in the T1CON register (Register 12-1). All clock source status bits are cleared (OSTS, IOFS and T1RUN).

3.5 Wake from Power Managed Modes

An exit from any of the power managed modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Sections 3.2 through 3.4).

Note:	If application code is timing sensitive, it				
	should wait for the OSTS bit to become set				
	before continuing. Use the interval during				
	the low-power exit sequence (before				
	OSTS is set) to perform timing insensitive				
	"housekeeping" tasks.				

Device behavior during Low-Power mode exits is summarized in Table 3-3.

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit a power managed mode and resume full power operation. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Low-Power mode by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

TABLE 3-3:ACTIVITY AND EXIT DELAY ON WAKE FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock in Power	Primary System	Power Managed	Clock Ready Status Bit	Activity during Wake-up from Power Managed Mode		
Managed Mode	Clock	Mode Exit Delay	(OSCCON)	Exit by Interrupt	Exit by Reset	
	LP, XT, HS		OSIS	clocked by primary	Not clocked or Two-Speed Start-up (if enabled) ⁽³⁾ .	
Primary System Clock	HSPLL	5-10 μs (5)				
(PRI_IDLE mode)	EC, RC, INTRC ⁽¹⁾	5-10 µs. 7				
(****_** == *******)	INTOSC ⁽²⁾		IOFS			
	LP, XT, HS	OST	OSTS	CPU and peripherals clocked by selected power managed mode clock and executing		
T1OSC or	HSPLL	OST + 2 ms				
INTRC ⁽¹⁾	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—			
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	instructions until		
	LP, XT, HS	OST	OSTS	primary clock source becomes ready.		
INTOSC ⁽²⁾	HSPLL	OST + 2 ms	0313			
	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—			
	INTOSC ⁽²⁾	None	IOFS			
	LP, XT, HS	OST	OSTS	Not clocked or		
Sleep mode	HSPLL	OST + 2 ms	0313	Two-Speed Start-up (if		
	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾		enabled) until primary clock source becomes		
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	ready ⁽³⁾ .		

Note 1: In this instance, refers specifically to the INTRC clock source.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: Two-Speed Start-up is covered in greater detail in Section 19.3 "Two-Speed Start-up".

4: Execution continues during the INTOSC stabilization period.

5: Required delay when waking from Sleep and all Idle modes. This delay runs concurrently with any other required delays (see Section 3.3 "Idle Modes").

3.5.2 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock (defined in Configuration Register 1H) becomes ready. At that time, the OSTS bit is set and the device begins executing code.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 19.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 19.4 "Fail-Safe Clock Monitor") are enabled in Configuration Register 1H, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Since the OSCCON register is cleared following all Resets, the INTRC clock source is selected. A higher speed clock may be selected by modifying the IRCF bits in the OSCCON register. Execution is clocked by the internal oscillator block until either the primary clock becomes ready, or a power managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.3 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions, depending on which power managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in a wake from the power managed mode (see Sections 3.2 through 3.4).

If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see **Section 19.2** "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the system clock source.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power managed modes do not invoke the OST at all. These are:

- PRI_IDLE mode, where the primary clock source is not stopped; or
- the primary clock source is not any of LP, XT, HS or HSPLL modes.

In these cases, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes).

However, a fixed delay (approximately $10 \ \mu$ s) following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.6 INTOSC Frequency Drift

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz (see Table 22-6). However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways.

It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register (Register 2-1). This has the side effect that the INTRC clock source frequency is also affected. However, the features that use the INTRC source often do not require an exact frequency. These features include the Fail-Safe Clock Monitor, the Watchdog Timer and the RC_RUN/ RC_IDLE modes when the INTRC clock source is selected.

Being able to adjust the INTOSC requires knowing when an adjustment is required, in which direction it should be made and in some cases, how large a change is needed. Three examples follow but other techniques may be used.

3.6.1 EXAMPLE – EUSART

An adjustment may be indicated when the EUSART begins to generate framing errors, or receives data with errors while in Asynchronous mode. Framing errors indicate that the system clock frequency is too high – try decrementing the value in the OSCTUNE register to reduce the system clock frequency. Errors in data may suggest that the system clock speed is too low – increment OSCTUNE.

3.6.2 EXAMPLE – TIMERS

This technique compares system clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast – decrement OSCTUNE.

3.6.3 EXAMPLE – CCP IN CAPTURE MODE

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast – decrement OSCTUNE. If the measured time is much less than the calculated time, the internal oscillator block is running too slow – increment OSCTUNE.

PIC18F1220/1320

NOTES:

4.0 RESET

The PIC18F1220/1320 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state", depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register (Register 4-1), RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-2. These bits are used in software to determine the nature of the Reset. See Table 4-3 for a full description of the Reset states of all registers.


A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

The Enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

The $\overline{\text{MCLR}}$ input provided by the $\overline{\text{MCLR}}$ pin can be disabled with the MCLRE bit in Configuration Register 3H (CONFIG3H<7>).






4.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin through a resistor (1k to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - <u>R1 ≥ 1</u> kΩ will limit any current flowing into <u>MCLR</u> from external capacitor C, in the event of <u>MCLR</u>/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.2 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC18F1220/1320 is an 11-bit counter, which uses the INTRC source as the clock input. This yields a count of $2048 \times 32 \ \mu s = 65.6 \ ms$. While the PWRT is counting, the device is held in Reset.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

4.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most low-power modes.

4.4 PLL Lock Time-out

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the Oscillator Start-up Time-out.

4.5 Brown-out Reset (BOR)

A configuration bit, BOR, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below VBOR (parameter D005) for greater than TBOR (parameter 35), the brown-out situation will reset the chip. A Reset may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. Enabling BOR Reset does not automatically enable the PWRT.

4.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, after the POR pulse has cleared, PWRT time-out is invoked (if enabled). Then, the OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, all time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Table 4-2 shows the Reset conditions for some Special Function Registers, while Table 4-3 shows the Reset conditions for all the registers.

TABLE 4-1:	TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-up ⁽²⁾ an	Power-up ⁽²⁾ and Brown-out				
	PWRTEN = 0	PWRTEN = 1	Low-Power Mode			
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾			
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc			
EC, ECIO	66 ms ⁽¹⁾	5-10 μs ⁽³⁾	5-10 μs ⁽³⁾			
RC, RCIO	66 ms ⁽¹⁾	5-10 μs ⁽³⁾	5-10 μs ⁽³⁾			
INTIO1, INTIO2	66 ms ⁽¹⁾	5-10 μs ⁽³⁾	5-10 μs ⁽³⁾			

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the 4x PLL to lock.

3: The program memory bias start-up time is always invoked on POR, wake-up from Sleep, or on any exit from power managed mode that disables the CPU and instruction execution.

REGISTER 4-1: RCON REGIS	STER BITS AND POSITIONS
--------------------------	-------------------------

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Note: Refer to Section 5.14 "RCON Register" for bit definitions.

TABLE 4-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	0	0
RESET Instruction	0000h	00 uuuu	0	u	u	u	u	u	u
Brown-out	0000h	01 11u-	1	1	1	u	0	u	u
MCLR during Power Managed Run modes	0000h	0u luuu	u	1	u	u	u	u	u
MCLR during Power Managed Idle modes and Sleep	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power Managed Run	0000h	0u 0uuu	u	0	u	u	u	u	u
MCLR during Full Power Execution								u	u
Stack Full Reset (STVR = 1)	0000h	0u uuuu	u	u	u	u	u	1	u
Stack Underflow Reset (STVR = 1)								u	1
Stack Underflow Error (not an actual Reset, STVR = 0)	0000h	uu uuuu	u	u	u	u	u	u	1
WDT Time-out during Power Managed Idle or Sleep	PC + 2	uu 00uu	u	0	0	u	u	u	u
Interrupt Exit from Power Managed modes	PC + 2	uu u0uu	u	u	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

PIC18F1220/1320

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TOSU	1220	1320	0 0000	0 0000	0 uuuu (3)
TOSH	1220	1320	0000 0000	0000 0000	uuuu uuuu (3)
TOSL	1220	1320	0000 0000	0000 0000	uuuu uuuu (3)
STKPTR	1220	1320	00-0 0000	00-0 0000	uu-u uuuu (3)
PCLATU	1220	1320	0 0000	0 0000	u uuuu
PCLATH	1220	1320	0000 0000	0000 0000	uuuu uuuu
PCL	1220	1320	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	1220	1320	00 0000	00 0000	uu uuuu
TBLPTRH	1220	1320	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	1220	1320	0000 0000	0000 0000	uuuu uuuu
TABLAT	1220	1320	0000 0000	0000 0000	uuuu uuuu
PRODH	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	1220	1320	0000 000x	0000 000u	uuuu uuuu (1)
INTCON2	1220	1320	1111 -1-1	1111 -1-1	uuuu -u-u (1)
INTCON3	1220	1320	11-0 0-00	11-0 0-00	uu-u u-uu (1)
INDF0	1220	1320	N/A	N/A	N/A
POSTINC0	1220	1320	N/A	N/A	N/A
POSTDEC0	1220	1320	N/A	N/A	N/A
PREINC0	1220	1320	N/A	N/A	N/A
PLUSW0	1220	1320	N/A	N/A	N/A
FSR0H	1220	1320	0000	0000	uuuu
FSR0L	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	1220	1320	N/A	N/A	N/A
POSTINC1	1220	1320	N/A	N/A	N/A
POSTDEC1	1220	1320	N/A	N/A	N/A
PREINC1	1220	1320	N/A	N/A	N/A
PLUSW1	1220	1320	N/A	N/A	N/A
FSR1H	1220	1320	0000	0000	uuuu
FSR1L	1220	1320	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: Bit 5 of PORTA is enabled if $\overline{\text{MCLR}}$ is disabled.

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	Applicable Devices				dister		MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
BSR	1220	1320	0000	0000	uuuu				
INDF2	1220	1320	N/A	N/A	N/A				
POSTINC2	1220	1320	N/A	N/A	N/A				
POSTDEC2	1220	1320	N/A	N/A	N/A				
PREINC2	1220	1320	N/A	N/A	N/A				
PLUSW2	1220	1320	N/A	N/A	N/A				
FSR2H	1220	1320	0000	0000	uuuu				
FSR2L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu				
STATUS	1220	1320	x xxxx	u uuuu	u uuuu				
TMR0H	1220	1320	0000 0000	0000 0000	uuuu uuuu				
TMR0L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu				
TOCON	1220	1320	1111 1111	1111 1111	uuuu uuuu				
OSCCON	1220	1320	0000 q000	0000 q000	uuuu qquu				
LVDCON	1220	1320	00 0101	00 0101	uu uuuu				
WDTCON	1220	1320	0	0	u				
RCON ⁽⁴⁾	1220	1320	01 11q0	0q qquu	uu qquu				
TMR1H	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu				
TMR1L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu				
T1CON	1220	1320	0000 0000	u0uu uuuu	uuuu uuuu				
TMR2	1220	1320	0000 0000	0000 0000	uuuu uuuu				
PR2	1220	1320	1111 1111	1111 1111	1111 1111				
T2CON	1220	1320	-000 0000	-000 0000	-uuu uuuu				
ADRESH	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu				
ADRESL	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu				
ADCON0	1220	1320	00-0 0000	00-0 0000	uu-u uuuu				
ADCON1	1220	1320	-000 0000	-000 0000	-uuu uuuu				
ADCON2	1220	1320	0-00 0000	0-00 0000	u-uu uuuu				
CCPR1H	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu				
CCPR1L	1220	1320	xxxx xxxx	นนนน นนนน	uuuu uuuu				
CCP1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu				
PWM1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu				
ECCPAS	1220	1320	0000 0000	0000 0000	uuuu uuuu				

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: Bit 5 of PORTA is enabled if MCLR is disabled.

PIC18F1220/1320

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)							
Register		cable ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
TMR3H	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TMR3L	1220	1320	xxxx xxxx	սսսս սսսս	uuuu uuuu			
T3CON	1220	1320	0-00 0000	u-uu uuuu	u-uu uuuu			
SPBRGH	1220	1320	0000 0000	0000 0000	uuuu uuuu			
SPBRG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
RCREG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
TXREG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
TXSTA	1220	1320	0000 0010	0000 0010	uuuu uuuu			
RCSTA	1220	1320	0000 000x	0000 000x	uuuu uuuu			
BAUDCTL	1220	1320	-1-1 0-00	-1-1 0-00	-u-u u-uu			
EEADR	1220	1320	0000 0000	0000 0000	uuuu uuuu			
EEDATA	1220	1320	0000 0000	0000 0000	uuuu uuuu			
EECON2	1220	1320	0000 0000	0000 0000	0000 0000			
EECON1	1220	1320	xx-0 x000	uu-0 u000	uu-0 u000			
IPR2	1220	1320	11 -11-	11 -11-	uu -uu-			
PIR2	1220	1320	0 0 - 00 -	0 0 - 00 -	uu -uu-(1)			
PIE2	1220	1320	0 0 - 00 -	0 0 - 0 0 -	uu -uu-			
IPR1	1220	1320	-111 -111	-111 -111	-uuu -uuu			
PIR1	1220	1320	-000 -000	-000 -000	-uuu -uuu (1)			
PIE1	1220	1320	-000 -000	-000 -000	-uuu -uuu			
OSCTUNE	1220	1320	00 0000	00 0000	uu uuuu			
TRISB	1220	1320	1111 1111	1111 1111	uuuu uuuu			
TRISA ⁽⁵⁾	1220	1320	11-1 1111 (5)	11-1 1111 (5)	uu-u uuuu (5)			
LATB	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu			
LATA ⁽⁵⁾	1220	1320	xx-x xxxx (5)	uu-u uuuu (5)	uu-u uuuu (5)			
PORTB	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTA ^(5,6)	1220	1320	xx0x 0000 (5,6)	uu0u 0000 (5,6)	uuuu uuuu (5,6)			

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- 6: Bit 5 of PORTA is enabled if MCLR is disabled.




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2







FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



5.0 MEMORY ORGANIZATION


There are three memory types in Enhanced MCU devices. These memory types are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these types.

Additional detailed information for Flash program memory and data EEPROM is provided in Section 6.0 "Flash Program Memory" and Section 7.0 "Data EEPROM Memory", respectively.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F1220



5.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F1220 has 4 Kbytes of Flash memory and can store up to 2,048 single-word instructions.


The PIC18F1320 has 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions.

The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for the PIC18F1220 and PIC18F1320 devices are shown in Figure 5-1 and Figure 5-2, respectively.



PROGRAM MEMORY MAP AND STACK FOR PIC18F1320



5.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the Stack Pointer initialized to 00000B after all Resets. There is no RAM associated with Stack Pointer, 00000B. This is only a Reset value. During a CALL type instruction, causing a push onto the stack, the Stack Pointer is first incremented and the RAM location pointed to by the Stack Pointer (STKPTR) register is written with the contents of the PC (already pointing to the instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR). During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to or popped from the stack using the top-of-stack SFRs. Status bits indicate if the stack is full, has overflowed or underflowed.

5.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

5.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register (Register 5-1) contains the stack pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. At Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.


After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVR (Stack Overflow Reset Enable) configuration bit. (Refer to **Section 19.1** "**Configuration Bits**" for a description of the device configuration bits.) If STVR is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVR is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or a POR occurs.

FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

REGISTER 5-1: STKPTR REGISTER

ER 5-1:	SIKPIRE	REGISTER						
	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL	STKUNF		SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7 ⁽¹⁾	STKFUL: S	Stack Full Fla	ag bit					
	 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed 							
bit 6 ⁽¹⁾	STKUNF: Stack Underflow Flag bit							
	1 = Stack ι	underflow oc	curred					
	0 = Stack ι	underflow did	not occur					
bit 5	Unimplemented: Read as '0'							
bit 4-0	SP4:SP0: Stack Pointer Location bits							
	Note 1:	Bit 7 and bi	t 6 are clear	ed by user s	software or b	oy a POR.		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place data or a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

5.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVR bit in Configuration Register 4L. When the STVR bit is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVR bit is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.3 Fast Register Stack

A "fast return" option is available for interrupts. A fast register stack is provided for the Status, WREG and BSR registers and is only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the RETFIE, FAST instruction is used to return from the interrupt.

All interrupt sources will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. Users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt.

If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL LABEL, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, 3	FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
•		
SUB1 •		
RETURN,	FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCLATH register. Updates to the PCU register may be performed through the PCLATH register. Updates to the PCU register may be performed through the PCLATU register.

The contents of PCLATH and PCLATU will be transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.8.1** "**Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

5.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-2).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 5-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-2: INSTRUCTION PIPELINE FLOW

Тсу0	Tcy1	Tcy2	TcY3	TcY4	TCY5
1. MOVLW 55h Fetch 1	Execute 1				
2. MOVWF PORTB	Fetch 2	Execute 2			
3. BRA SUB_1		Fetch 3	Execute 3		_
4. BSF PORTA, BIT3 (Forced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

5.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 5-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 5.4 "PCL, PCLATH and PCLATU").

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction 'GOTO 000006h' is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 20.0 "Instruction Set Summary" provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N				000000h
	Byte Locat	ions \rightarrow			000002h
		ľ			000004h
		ľ			000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
		ľ	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
		ľ			000012h
		-			000014h

5.7.1 **TWO-WORD INSTRUCTIONS**

PIC18F1220/1320 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is decoded as a NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the

instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that results in a skip operation. A program example that demonstrates this concept is shown in Example 5-3. Refer to Section 20.0 "Instruction Set Summary" for further details of the instruction set.

EXAMPLE 5-3: **TWO-WORD INSTRUCTIONS**

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

5.8 Look-up Tables

Look-up tables are implemented two ways:

- Computed GOTO
- Table Reads

5.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (see Example 5-4).

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSB = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-4: COMPUTED GOTO USING AN OFFSET VALUE

	MOVFW CALL	OFFSET TABLE
ORG	0xnn00	
TABLE	ADDWF	PCL
	RETLW	0xnn
	RETLW	0xnn
	RETLW	0xnn
	•	
	•	

5.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to/from program memory, one byte at a time.

The table read/table write operation is discussed further in Section 6.1 "Table Reads and Table Writes".

5.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 5-6 shows the data memory organization for the PIC18F1220/1320 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and extend towards F80h. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking. See Section 5.12 "Indirect Addressing, INDF and FSR Registers" for indirect addressing details.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. **Section 5.10 "Access Bank"** provides a detailed description of the Access RAM.

5.9.1 GENERAL PURPOSE REGISTER FILE

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

Data RAM is available for use as GPR registers by all instructions. The second half of Bank 15 (F80h to FFFh) contains SFRs. All other banks of data memory contain GPRs, starting with Bank 0.




FIGURE 5-6: DATA MEMORY MAP FOR PIC18F1220/1320 DEVICES

5.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 5-1 and Table 5-2. The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F1220/1320 DEVICES

ADLL J-I.	SPECIAL FUNCTION REGISTER MAP FOR FICTOR 1220/1320 DEVICES							
Address	Name	Address	Name	Address	Name	Address	Name	
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1	
FFEh	TOSH	FDEh	POSTINC2(2)	FBEh	CCPR1L	F9Eh	PIR1	
FFDh	TOSL	FDDh	POSTDEC2(2)	FBDh	CCP1CON	F9Dh	PIE1	
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	_	F9Ch		
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	_	F9Bh	OSCTUNE	
FFAh	PCLATH	FDAh	FSR2H	FBAh	_	F9Ah		
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_	
FF8h	TBLPTRU	FD8h	STATUS	FB8h		F98h	—	
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON	F97h	—	
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS	F96h		
FF5h	TABLAT	FD5h	TOCON	FB5h		F95h	—	
FF4h	PRODH	FD4h	—	FB4h	—	F94h	—	
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA	
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—	
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h		
FEFh	INDF0 ⁽²⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh		
FEEh	POSTINC0(2)	FCEh	TMR1L	FAEh	RCREG	F8Eh	—	
FEDh	POSTDEC0(2)	FCDh	T1CON	FADh	TXREG	F8Dh	—	
FECh	PREINC0 ⁽²⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	—	
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	—	
FEAh	FSR0H	FCAh	T2CON	FAAh	BAUDCTL	F8Ah	LATB	
FE9h	FSR0L	FC9h	—	FA9h	EEADR	F89h	LATA	
FE8h	WREG	FC8h	—	FA8h	EEDATA	F88h	—	
FE7h	INDF1 ⁽²⁾	FC7h	—	FA7h	EECON2	F87h	—	
FE6h	POSTINC1(2)	FC6h	—	FA6h	EECON1	F86h	_	
FE5h	POSTDEC1 ⁽²⁾	FC5h	—	FA5h		F85h	—	
FE4h	PREINC1 ⁽²⁾	FC4h	ADRESH	FA4h		F84h	—	
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	_	F83h	—	
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h		
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	
						•		

Note 1: Unimplemented registers are read as '0'.

2: This is not a physical register.

REGISTER FILE SUMMARY (PIC18F1220/1320) TABLE 5-2:

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	— — Top-of-Stack Upper Byte (TOS<20:16>)								36, 42
TOSH	Top-of-Stack	High Byte (TO	DS<15:8>)	•					0000 0000	36, 42
TOSL	Top-of-Stack	Low Byte (TC)S<7:0>)						0000 0000	36, 42
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	36, 43
PCLATU	—	_	bit 21 ⁽³⁾	Holding Reg	ister for PC<2	0:16>			0 0000	36, 44
PCLATH	Holding Regi	ister for PC<1	5:8>						0000 0000	36, 44
PCL	PC Low Byte	e (PC<7:0>)							0000 0000	36, 44
TBLPTRU	_	_	bit 21	Program Me	mory Table Po	ointer Upper B	yte (TBLPTR	<20:16>)	00 0000	36, 60
TBLPTRH	Program Me	mory Table Po	inter High By	te (TBLPTR<	15:8>)				0000 0000	36, 60
TBLPTRL	Program Me	mory Table Po	inter Low By	e (TBLPTR<7	':0>)				0000 0000	36, 60
TABLAT	Program Me	mory Table La	tch						0000 0000	36, 60
PRODH	Product Reg	ister High Byte	Э						xxxx xxxx	36, 71
PRODL	Product Reg	ister Low Byte	•						xxxx xxxx	36, 71
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	36, 75
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	36, 76
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	36, 77
INDF0		ts of FSR0 to	address data			ot changed (n			N/A	36, 53
POSTINC0		ts of FSR0 to				• •		• ,	N/A	36, 53
POSTDEC0		ts of FSR0 to						• •	N/A	36, 53
PREINC0		ts of FSR0 to						,	N/A	36, 53
PLUSW0		ts of FSR0 to							N/A	36, 53
FSR0H	_	_	_			Memory Add		• /	0000	36, 53
FSR0L		Memory Add	ress Pointer () Low Byte					xxxx xxxx	36, 53
WREG	Working Reg								xxxx xxxx	36
INDF1		ts of FSR1 to	address data	memorv – val	ue of FSR1 n	ot changed (n	ot a physical	register)	N/A	36, 53
POSTINC1		ts of FSR1 to				• •		• ,	N/A	36, 53
POSTDEC1		ts of FSR1 to						• •	N/A	36, 53
PREINC1		ts of FSR1 to						,	N/A	36, 53
PLUSW1		ts of FSR1 to							N/A	36, 53
FSR1H	_	_	_			Memory Add		• /	0000	36, 53
FSR1L		Memory Add	ress Pointer 1	Low Byte	indir oor Data				xxxx xxxx	36, 53
BSR		_	_		Bank Select	Register			0000	37, 52
INDF2	1	ts of FSR2 to	address data	memory – val		U U	ot a physical	register)	N/A	37, 53
POSTINC2		ts of FSR2 to				• •		• ,	N/A	37, 53
POSTDEC2		ts of FSR2 to		-	-				N/A	37, 53
PREINC2		ts of FSR2 to							N/A	37, 53
PLUSW2		ts of FSR2 to							N/A	37,53
FSR2H	_	_				Memory Add		o ,	0000	37,53
FSR2L	Indirect Data	Memory Add	ress Pointer ?	l ow Byte				·····ˈə·'	xxxx xxxx	37, 53
STATUS			—	N N	OV	Z	DC	С	x xxxx	37, 55
TMR0H	Timer() Regis	ster High Byte				-			0000 0000	37, 101
TMR0L	-	ster Low Byte							xxxx xxxx	37, 101
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	37, 101
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 q000	37, 99
LVDCON			IVRST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	37, 17
WDTCON								SWDTEN	0	
					— <u>TO</u>	-	-			37, 180
RCON	IPEN				alue depends of	PD	POR	BOR	01 11q0	35, 56, 84

Legend: Note 1:

x = unknown, u = unchanged, – = unimplemented, q = value depends on condition RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.

RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes. Bit 21 of the PC is only available in Test mode and Serial Programming modes. 2:

3:

The RA5 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RA5 reads '0'. This bit is read-only. 4:

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR1H	Timer1 Regis	ster High Byte							xxxx xxxx	37, 108
TMR1L	Timer1 Regis	ster Low Byte							xxxx xxxx	37, 108
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	37, 103
TMR2	Timer2 Regis	ster							0000 0000	37, 109
PR2	Timer2 Perio	d Register							1111 1111	37, 109
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	37, 109
ADRESH	A/D Result R	egister High E	Byte	•	•		•	•	xxxx xxxx	37, 164
ADRESL	A/D Result R	egister Low B	yte						xxxx xxxx	37, 164
ADCON0	VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0 0000	37, 155
ADCON1	_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	37, 156
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	37, 157
CCPR1H	Capture/Corr	pare/PWM R	egister 1 High	n Byte					xxxx xxxx	37. 116
CCPR1L	Capture/Corr	pare/PWM R	egister 1 Low	Byte					xxxx xxxx	37, 116
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	37, 115
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	37, 126
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	37, 127
TMR3H	Timer3 Regis	ter High Byte							xxxx xxxx	38, 113
TMR3L	Timer3 Regis	ster Low Byte							xxxx xxxx	38, 113
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00 0000	38, 111
SPBRGH		ud Rate Gene							0000 0000	38
SPBRG			• •						0000 0000	38, 135
RCREG		EUSART Baud Rate Generator Low Byte EUSART Receive Register								38, 143, 142
TXREG	EUSART Tra	nsmit Registe	٢						0000 0000	38, 140, 142
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	38, 132
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	38, 133
BAUDCTL	—	RCIDL	-	SCKP	BRG16		WUE	ABDEN	-1-1 0-00	38
EEADR	EEPROM Ac	dress Registe	er						0000 0000	38, 67
EEDATA	EEPROM Da	ta Register							0000 0000	38, 70
EECON2	EEPROM Co	ontrol Register	2 (not a phys	sical register)					0000 0000	38, 58, 67
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	38, 59, 68
IPR2	OSCFIP	-		EEIP	_	LVDIP	TMR3IP	_	11 -11-	38, 83
PIR2	OSCFIF	-		EEIF	_	LVDIF	TMR3IF	_	00-00-	38, 79
PIE2	OSCFIE	-		EEIE	_	LVDIE	TMR3IE	_	00-00-	38, 81
IPR1	—	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	38, 82
PIR1	_	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	38, 78
PIE1	_	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	38, 80
OSCTUNE	_	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	38, 15
TRISB	Data Directio	n Control Reg	ister for POR	ТВ					1111 1111	38, 98
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽¹⁾	_		on Control Reg	gister for POR	TA		11-1 1111	38, 89
LATB	Read/Write F	ORTB Data L	atch						xxxx xxxx	38, 98
LATA		LATA<6>(1)	_	Read/Write F	PORTA Data L	.atch			xx-x xxxx	38, 89
PORTB	Read PORT	B pins, Write F	ORTB Data I	Latch					xxxx xxxx	38, 98
	RA7 ⁽²⁾	RA6 ⁽¹⁾	RA5 ⁽⁴⁾	1		ORTA Data L			xx0x 0000	38, 89

TABLE 5-2:	REGISTER FILE SUMMARY	(PIC18F1220/1320) (CONTINUED)
IADLL J-Z.		

 Legend:
 x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

 Note
 1:
 RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0'

 in all other oscillator modes.

RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes. 2:

Bit 21 of the PC is only available in Test mode and Serial Programming modes.
 The RA5 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RA5 reads '0'. This bit is read-only.

5.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the last 128 bytes in Bank 15 (SFRs) and the first 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 5-6 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted as the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function Registers, so these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

5.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into as many as sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect (see Figure 5-7).

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.


If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The Status register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 5.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing, which allows linear addressing of the entire RAM space.

FIGURE 5-7: DIRECT ADDRESSING



2: The access bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank.

3: The MOVFF instruction embeds the entire 12-bit address in the instruction.

5.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 5-8 shows how the fetched instruction is modified prior to being executed.

Indirect addressing is possible by using one of the INDF registers. Any instruction, using the INDF register, actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation (NOP). The FSR register contains a 12-bit address, which is shown in Figure 5-9.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 5-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0,0x100	;
NEXT	CLRF	POSTINC0	; Clear INDF
			; register then
			; inc pointer
	BTFSS	FSROH, 1	; All done with
			; Bank1?
	GOTO	NEXT	; NO, clear next
CONTINU	JE		; YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12 bits of addressing information, two 8-bit registers are required:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

5.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation using one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is performed using one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Auto-incrementing or auto-decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed. The WREG offset range is -128 to +127.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an indirect addressing write is performed when the target address is an FSRnH or FSRnL register, the data is written to the FSR register, but no pre- or post-increment/ decrement is performed.

PIC18F1220/1320







FIGURE 5-9: INDIRECT ADDRESSING



5.13 Status Register

The Status register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the status is updated according to the instruction performed. Therefore, the result of an instruction with the Status register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u uluu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 20-1.

Note:	The C and DC bits operate as the borrow								
	and digit borrow bits, respectively, in								
	subtraction.								

REGISTER 5-2:	STATUS REGISTER

IN 3-2.	STATUS	REGISTER									
	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
		—		N	OV	Z	DC	С			
	bit 7							bit 0			
bit 7-5	Unimplen	nented: Rea	d as '0'								
bit 4	negative (used for sigr ALU MSB =	1).	ic (2's comp	lement). It ir	idicates whe	ther the res	ult was			
		t was negativ t was positive									
bit 3	This bit is 7-bit magr 1 = Overfl	 OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 									
bit 2	Z: Zero bi	t									
		esult of an ari esult of an ari)					
bit 1		DC: Digit carry/borrow bit For ADDWF, ADDLW, SUBLW and SUBWF instructions:									
		y-out from th rry-out from t				rred					
	Note:	2's comple	ment of the	ity is revers second ope e bit 4 or bit	rand. For ro	tate (RRF, R					
bit 0	C: Carry/b	orrow bit F, ADDLW, SU	BLW and SU	BWF instructi	ons:						
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 										
	Note:	Note: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.									
	Legend:										
	R = Read	able bit	W = V	Vritable bit	U = Unir	mplemented	bit, read as	'0'			
	-n = Value	e at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is u	unknown			

5.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOR configuration <u>bit is</u> set (Brownout Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brown-out Reset has occurred, the BOR bit will be cleared and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 5-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

bit 7 IPEN: Interrupt Priority Enable bit

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

bit 6-5 Unimplemented: Read as '0'

- bit 4 RI: RESET Instruction Flag bit
 - 1 = The RESET instruction was not executed (set by firmware only)
 - The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO**: Watchdog Time-out Flag bit
 - 1 = Set by power-up, CLRWDT instruction or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 2 PD: Power-down Detection Flag bit
 - 1 = Set by power-up or by the CLRWDT instruction
 - 0 = Cleared by execution of the SLEEP instruction
- bit 1 POR: Power-on Reset Status bit
 - 1 = A Power-on Reset has not occurred (set by firmware only)
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 BOR: Brown-out Reset Status bit
 - 1 = A Brown-out Reset has not occurred (set by firmware only)
 - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A "Bulk Erase" operation may not be issued from user code.

While writing or erasing program memory, instruction fetches cease until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into TABLAT in the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from TABLAT in the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned (TBLPTRL<0> = 0).

The EEPROM on-chip timer controls the write and erase times. The write and erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.





FIGURE 6-1: TABLE READ OPERATION

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the configuration registers, or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The FREE bit controls program memory erase operations. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled – the WR bit cannot be set while the WREN bit is clear. This process helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times, except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It will be necessary to reload the data and address registers (EEDATA and EEADR) as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.3** "**Reading the Flash Program Memory**" regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

ER 6-1:	EECON1 R	EGISTER									
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7	EEPGD: Fla	ash Prograr	n or Data El	EPROM Me	mory Select	bit					
		 1 = Access program Flash memory 0 = Access data EEPROM memory 									
bit 6	CFGS: Flas	h Program/	Data EE or	Configuratio	on Select bit						
		 1 = Access configuration registers 0 = Access program Flash or data EEPROM memory 									
bit 5	Unimpleme	ented: Read	d as '0'								
bit 4	FREE: Flas	h Row Eras	e Enable bi	t							
	(cleare	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation – TBLPTR<5:0> are ignored) 0 = Perform write only 									
bit 3	WRERR: E	-	ror Flag bit								
	1 = A write	operation v	•	-	ited (any Re	set during s	elf-timed pro	ogramming)			
			RERR occur		GD and CFG	S bits are n	ot cleared. 7	This allows			
bit 2	WREN: Wri	te Enable b	it								
	1 = Allows 0 = Inhibits		,								
bit 1	WR: Write (Control bit									
	(The op	peration is s can only be	elf-timed an e set (not cle	d the bit is c	or a program leared by ha tware.)	-	-	-			
bit 0	RD: Read C	Control bit									
	(Read t in softw	 1 = Initiates a memory read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Read completed 									
	Legend:										
	R = Readat	ole bit	S = Setta	able only	U = Unin	nplemented	bit, read as	ʻ0'			
	W = Writabl			e at POR	'1' = Bit i	-	'0' = Bit is				

x = Bit is unknown

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The table latch is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. Setting the 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer (TBLPTR) register is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program or configuration memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer (TBLPTR<21:3>) will determine which program memory block of 8 bytes is written to (TBLPTR<2:0> are ignored). For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer					
TBLRD* TBLWT*	TBLPTR is not modified					
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write					
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write					
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write					

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing a TBLRD instruction places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block size is 32 words or 64 bytes under firmware control. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in Flash memory is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The CFGS bit must be clear to access program Flash and data EEPROM memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. The WR bit is set as part of the required instruction sequence (as shown in Example 6-2) and starts the actual erase operation. It is not necessary to load the TABLAT register with any data as it is ignored.

For protection, the write initiate sequence using EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; load TBLPTR with the base ; address of the memory block
ERASE_ROW	MOVWF	TBLPTRL	
	BSF BSF BSF BCF	EECON1, EEPGD EECON1, WREN EECON1, FREE INTCON, GIE	; point to FLASH program memory ; enable write to memory ; enable Row Erase operation ; disable interrupts
Required Sequence	MOVLW MOVWF MOVLW MOVWF BSF	55h EECON2 AAh EECON2 EECON1, WR	; write 55H ; write AAH ; start erase (CPU stall)
	NOP BSF	INTCON, GIE	; re-enable interrupts

6.5 Writing to Flash Program Memory


The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction must be executed 8 times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure (see Section 6.4.1 "Flash Program Memory Erase Sequence").
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times to write 64 bytes.
- 16. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER		
	MOVLW		;	point to buffer
	MOVWF	FSROH		
	MOVLW MOVWF	BUFFER_ADDR_LOW FSR0L		
	MOVWF			Load TBLPTR with the base
	MOVWF	TBLPTRU		address of the memory block
	MOVLW		,	
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW	;	6 LSB = 0
	MOVWF	TBLPTRL		
READ_BLOCK	C			
	TBLRD*-	F	;	read into TABLAT, and inc
	MOVF	TABLAT, W		get data
	MOVWF			store data and increment FSR0
		COUNTER	,	done?
	GOTO	READ_BLOCK	;	repeat
MODIFY_WOR				neint to buffer
	MOVLW		;	point to buffer
	MOVWF MOVLW	FSROH DATA ADDR LOW		
	MOVUW	DATA_ADDR_LOW FSR0L		
	MOVLW			update buffer word and increment FSR0
	MOVWF	POSTINCO	,	apaace buller word and increment roko
	MOVLW	NEW DATA HIGH	;	update buffer word
	MOVWF	INDF0	,	
ERASE BLOC	ĽΚ			
	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW	;	6 LSB = 0
	MOVWF	TBLPTRL		
	BCF	EECON1, CFGS		point to PROG/EEPROM memory
	BSF	EECON1, EEPGD		point to FLASH program memory
	BSF	EECON1, WREN		enable write to memory
	BSF	EECON1, FREE		enable Row Erase operation
	BCF	INTCON, GIE		disable interrupts
	MOVLW	55h		Required sequence
	MOVWF MOVLW	EECON2 AAh	;	write 55H
	MOVIW	EECON2		write AAH
	BSF	EECON1, WR		start erase (CPU stall)
	NOP	,	,	
	BSF	INTCON, GIE	;	re-enable interrupts
WRITE_BUFF	ER BACK			-
_	MOVLW	8	;	number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
PROGRAM_LC	OP			
	MOVLW	8	;	number of bytes in holding register
	MOVWF	COUNTER		
1				

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

WRITE_WORD_TO_HREG		
MOVF	POSTINCO, W	; get low byte of buffer data and increment FSR0
MOVWF	TABLAT	; present data to table latch
TBLWT+;	*	; short write
		; to internal TBLWT holding register, increment TBLPTR
DECFSZ	COUNTER	; loop until buffers are full
GOTO	WRITE_WORD_TO_HREGS	
PROGRAM_MEMORY		
BCF	INTCON, GIE	; disable interrupts
MOVLW	55h	; required sequence
MOVWF	EECON2	; write 55H
MOVLW	AAh	
MOVWF	EECON2	; write AAH
BSF	EECON1, WR	; start program (CPU stall)
NOP		
BSF	INTCON, GIE	; re-enable interrupts
DECFSZ	COUNTER_HI	; loop until done
GOTO PI	ROGRAM_LOOP	
BCF	EECON1, WREN	; disable write to memory
	—	; disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.6 Flash Program Operation During Code Protection

See **Section 19.0 "Special Features of the CPU"** for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	—	_	bit 21	Program N	lemory Table	00 0000	00 0000			
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)									0000 0000
TBLPTRL	Program N	lemory Table	e Pointer H	ligh Byte (TBLPTR<7:0	>)			0000 0000	0000 0000
TABLAT	Program M	lemory Table	e Latch						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EECON2	EEPROM	Control Regi	ster 2 (no	t a physical	l register)				—	—
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	_		EEIP	_	LVDIP	TMR3IP	-	11 -11-	11 -11-
PIR2	OSCFIF	_	—	EEIF	_	LVDIF	TMR3IF	—	00 -00-	00-00-
PIE2	OSCFIE	_	—	EEIE	_	LVDIE	TMR3IE	_	00 -00-	0 0 - 0 0 -
L										

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

PIC18F1220/1320

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 00h to FFh.

The EEPROM data memory is rated for high erase/ write cycle endurance. A byte write automatically erases the location and writes the new data (erasebefore-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Table 22-1 in **Section 22.0 "Electrical Characteristics"**) for exact limits.

7.1 EEADR

The address register can address 256 bytes of data EEPROM.

7.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed. Control bit, CFGS, determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled – the WR bit cannot be set while the WREN bit is clear. This mechanism helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times, except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

PIC18F1220/1320

REGISTER 7-1:	EECON1 F	REGISTER								
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0		
	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD		
	bit 7							bit 0		
bit 7		EEPGD: Flash Program or Data EEPROM Memory Select bit								
Dit 7		-			Thory Select	DI				
		 1 = Access program Flash memory 0 = Access data EEPROM memory 								
bit 6	CFGS: Flas	CFGS: Flash Program/Data EEPROM or Configuration Select bit								
		 1 = Access configuration or calibration registers 0 = Access program Flash or data EEPROM memory 								
bit 5	Unimplem	ented: Read	d as '0'							
bit 4	FREE: Flas	sh Row Eras	e Enable bi	t						
	(cleare	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 								
bit 3	WRERR: E	EPROM Er	ror Flag bit							
	(MCLF	operation v or WDT Re rite operation	eset during s	self-timed er	ited ase or progr	am operatic	on)			
	Note:		RERR occu ne error con		GD or FRE	E bits are n	ot cleared.	This allows		
bit 2	WREN: Era	ase/Write Er	able bit							
		erase/write s erase/write	2							
bit 1	WR: Write	Control bit								
	 1 = Initiates a data EEPROM erase/write cycle, or a program memory erase cycle, or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle is completed 									
bit 0	RD: Read	Control bit								
	(Read in softv	 RD: Read Control bit 1 = Initiates a memory read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Read completed 								
	Legend:									
	R = Readal	ble bit	S = Settab	le only	U = Unim	plemented	bit, read as	'0'		

Legena:						
R = Readable bit	S = Settable only	U = Unimplemented bit, read as '0'				
W = Writable bit	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared			
x = Bit is unknown						

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

EXAMPLE 7-1: DATA EEPROM READ

MOVLW DATA_EE_ADDR MOVWF EEADR BCF EECON1, EEPGD BSF EECON1, RD MOVF EEDATA, W

; ; Data Memory Address to read ; Point to DATA memory ; EEPROM Read

A, W ; W = EEDATA

EXAMPLE 7-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDR	i
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	AAh	;
	MOVWF	EECON2	; Write AAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
	SLEEP		; Wait for interrupt to signal write complete
	BCF	EECON1, WREN	; Disable writes

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in configuration words. External read and write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect configuration bit. Refer to **Section 19.0 "Special Features of the CPU"** for additional information.

7.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	AAh	;
	MOVWF	EECON2	; Write AAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	Loop	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EEADR	EEPROM Address Register						0000 0000	0000 0000		
EEDATA	EEPROM Data Register							0000 0000	0000 0000	
EECON2	EEPROM Control Register 2 (not a physical register)						_			
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	_		EEIP		LVDIP	TMR3IP	_	11 -11-	11 -11-
PIR2	OSCFIF	_	—	EEIF	_	LVDIF	TMR3IF	_	00 -00-	00 -00-
PIE2	OSCFIE	—	_	EEIE	_	LVDIE	TMR3IE	_	00 -00-	00 -00-

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18F1220/1320 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the Status register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between Enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 uppigpod	Without hardware multiply	13	69	6.9 μs	27.6 µs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 µs	91 µs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 v 16 uppigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 µs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4 μs	16 μs	40 µs	

TABLE 8-1: PERFORMANCE COMPARISON

8.2 Operation

Example 8-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2: 8 x

8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG2

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L = $(ARG1H • ARG2H • 2^{16}) +$
 - $(ARG1H \bullet ARG2L \bullet 2^8) +$
 - $(ARG1L \bullet ARG2H \bullet 2^8) +$
 - $(ARG1L \bullet ARG2H \bullet 2)$ $(ARG1L \bullet ARG2L)$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3,F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	i
			, ,

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

TCD55.TCD	50
=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
	HOLWI	ARGZI	
	MOVFF	הססת המטו	,
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	i
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA	SIGN ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB		
;			
	N ARG1		
	_ BTFSS	ARG1H, 7	; ARG1H:ARG1L neg?
	BRA	CONT CODE	; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB		,
;	202mi D		
	IT CODE		
001	:		
	•		

The PIC18F1220/1320 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority (INT0 has no priority bit and is always high priority)

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 00008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL, if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F1220/1320





9.1 **INTCON Registers**

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	interrupt enable bit. User software should
	ensure the appropriate interrupt flag bits
	are clear prior to enabling an interrupt.
	This feature allows for software polling.

REGISTER 9-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7 **GIE/GIEH:** Global Interrupt Enable bit

When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts **PEIE/GIEL:** Peripheral Interrupt Enable bit bit 6 When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts

- 0 = Disables all low priority peripheral interrupts
- TMR0IE: TMR0 Overflow Interrupt Enable bit bit 5
 - 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
- bit 4 **INTOIE:** INTO External Interrupt Enable bit
 - 1 = Enables the INT0 external interrupt
 - 0 = Disables the INT0 external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
 - 1 = Enables the RB port change interrupt
 - 0 = Disables the RB port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
 - 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
- bit 1 **INTOIF:** INTO External Interrupt Flag bit
 - 1 = The INT0 external interrupt occurred (must be cleared in software)
 - 0 = The INT0 external interrupt did not occur
- **RBIF:** RB Port Change Interrupt Flag bit bit 0
 - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 - 0 = None of the RB7:RB4 pins have changed state
 - A mismatch condition will continue to set this bit. Reading PORTB will end the Note: mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F1220/1320

REGISTER 9-2: INTCON2 REGISTER

		•					
R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP		RBIP
bit 7							bit 0

bit 7 **RBPU:** PORTB Pull-up Enable bit

- 1 = All PORTB pull-ups are disabled
- 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 INTEDG0: External Interrupt 0 Edge Select bit
 - 1 = Interrupt on rising edge
 - 0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt 1 Edge Select bit

- 1 = Interrupt on rising edge
- 0 = Interrupt on falling edge
- bit 4 INTEDG2: External Interrupt 2 Edge Select bit
 - 1 = Interrupt on rising edge
 - 0 = Interrupt on falling edge
- bit 3 Unimplemented: Read as '0'
- bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority
- bit 1 Unimplemented: Read as '0'
- bit 0 RBIP: RB Port Change Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3 REGISTER

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	_	INT2IF	INT1IF
bit 7							bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

- bit 6 INT1IP: INT1 External Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority
- bit 5 Unimplemented: Read as '0'

bit 4 INT2IE: INT2 External Interrupt Enable bit

- 1 = Enables the INT2 external interrupt
- 0 = Disables the INT2 external interrupt
- bit 3 INT1IE: INT1 External Interrupt Enable bit
 - 1 = Enables the INT1 external interrupt
 - 0 = Disables the INT1 external interrupt
- bit 2 Unimplemented: Read as '0'
- bit 1 INT2IF: INT2 External Interrupt Flag bit
 - 1 = The INT2 external interrupt occurred (must be cleared in software)
 - 0 = The INT2 external interrupt did not occur
- bit 0 INT1IF: INT1 External Interrupt Flag bit
 - 1 = The INT1 external interrupt occurred (must be cleared in software)
 - 0 = The INT1 external interrupt did not occur

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

	U-0	R/W-0	R-0	R-0	U-0	R/W-0	R/W-0	R/W-0
	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF
_	bit 7							bit 0

bit 7 Unimplemented: Read as '0' bit 6 ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete bit 5 **RCIF:** EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty bit 4 TXIF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full bit 3 Unimplemented: Read as '0' CCP1IF: CCP1 Interrupt Flag bit bit 2 Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 9-5:	PIR2: PER	PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2						
	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	OSCFIF	—		EEIF	_	LVDIF	TMR3IF	
	bit 7							bit 0
bit 7	OSCFIF: Os	OSCFIF: Oscillator Fail Interrupt Flag bit						
	-	 1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = System clock operating 						
bit 6-5	Unimpleme	Unimplemented: Read as '0'						
bit 4	EEIF: Data	EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit						
	 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started 							
bit 3	Unimpleme	nted: Read	as '0'					
bit 2	LVDIF: Low	-Voltage De	tect Interrup	ot Flag bit				
		•			cleared in so ge Detect tri			
bit 1	TMR3IF: TN	IR3 Overflo	w Interrupt	Flag bit				
	1 = TMR3 r 0 = TMR3 r				d in software)		
bit 0	Unimplemented: Read as '0'							
	Legend:							
	R = Reada	ole bit	W = Wr	itable bit	U = Unin	nplemented	bit, read as	'0'
	-n = Value a	at POR	'1' = Bit	is set	'0' = Bit i	s cleared	x = Bit is	unknown

9.3 PIE Registers

REGISTER 9-6:

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

ILN 3-0.								
	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
		ADIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
bit 7	Unimplem	Unimplemented: Read as '0'						
bit 6	ADIE: A/D	Converter Ir	nterrupt Ena	ble bit				
	 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt 							
bit 5	RCIE: EUSART Receive Interrupt Enable bit							
		s the EUSA s the EUSA		•				
bit 4	TXIE: EUSART Transmit Interrupt Enable bit							
		s the EUSA		•				
		s the EUSA		interrupt				
bit 3	•	ented: Read						
bit 2		CP1 Interru		t				
		s the CCP1 is the CCP1						
bit 1	TMR2IE: ⊤	MR2 to PR2	2 Match Inte	rrupt Enable	bit			
		s the TMR2		•				
				tch interrupt				
bit 0		MR1 Overflo	•					
	 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 							
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown

PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

REGISTER 9-7:	PIE2: PER	PHERAL	INTERRU	PT ENABL	E REGIST	ER 2			
	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	
	OSCFIE		_	EEIE	_	LVDIE	TMR3IE	_	
	bit 7		•					bit 0	
bit 7	OSCFIE: O	scillator Fai	il Interrupt E	nable bit					
	1 = Enable	1 = Enabled 0 = Disabled							
bit 6-5	Unimpleme	Unimplemented: Read as '0'							
bit 4	EEIE: Data EEPROM/Flash Write Operation Interrupt Enable bit								
	1 = Enabled 0 = Disabled								
bit 3	Unimpleme	ented: Rea	d as '0'						
bit 2	LVDIE: Low	-Voltage D	etect Interru	pt Enable bi	t				
	1 = Enable 0 = Disable								
bit 1	TMR3IE: T	AR3 Overfl	ow Interrupt	Enable bit					
	1 = Enabled 0 = Disabled								
bit 0	Unimpleme	ented: Rea	d as '0'						
	Legend:								
	R = Readat	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as 'C)'	

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

-n = Value at POR

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1, IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-8:	IPR1: PER	IPHERAL	INTERRU	PT PRIORI	TY REGIS	TER 1		
	U-0	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
		ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0
bit 7	Unimplemented: Read as '0'							
bit 6	ADIP: A/D Converter Interrupt Priority bit							
	1 = High priority0 = Low priority							
bit 5	RCIP: EUS	RCIP: EUSART Receive Interrupt Priority bit						
	1 = High p	•						
	0 = Low pr	iority						
bit 4	TXIP: EUSART Transmit Interrupt Priority bit							
	1 = High p	•						
	0 = Low pr	-						
bit 3	Unimplem	ented: Read	d as '0'					
bit 2	CCP1IP: C	CP1 Interru	pt Priority bi	t				
	1 = High p							
	0 = Low pr	•						
bit 1			2 Match Inte	rrupt Priority	bit			
	1 = High p	•						
	0 = Low pr	•						
bit 0			ow Interrupt	Priority bit				
	1 = High p	•						
	0 = Low pr	ionty						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'
	-n = Value a	at POR	'1' = Bi	t is set	'0' = Bit is	s cleared	x = Bit is u	nknown

STER 9-9:	IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2									
	R/W-1 U-0	U-0	R/W-1	U-0	R/W-1	R/W-1	U-0			
	OSCFIP —	—	EEIP	_	LVDIP	TMR3IP				
	bit 7						bit 0			
bit 7	OSCFIP: Oscillator F	OSCFIP: Oscillator Fail Interrupt Priority bit								
	1 = High priority0 = Low priority									
bit 6-5	Unimplemented: Read as '0'									
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit									
	 1 = High priority 0 = Low priority 									
bit 3	Unimplemented: Read as '0'									
bit 2 LVDIP: Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority									
bit 0	Unimplemented: Re	Unimplemented: Read as '0'								
	Legend:	Legend:								
	R = Readable bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as '0)'			

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

-n = Value at POR

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from a low-power mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON REGISTER

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0		
	IPEN	—	_	RI	TO	PD	POR	BOR		
	bit 7							bit 0		
bit 7	 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) 									
bit 6-5	Unimplem	ented: Read	as '0'							
bit 4	RI: RESET	Instruction Fla	ag bit							
	For details	of bit operation	on, see Regi	ster 5-3.						
bit 3	TO: Watch	dog Time-out	Flag bit							
	For details	of bit operation	on, see Regi	ster 5-3.						
bit 2	PD: Power	-down Detect	ion Flag bit							
	For details	of bit operation	on, see Regi	ster 5-3.						
bit 1	POR: Pow	er-on Reset S	Status bit							
	For details	of bit operation	on, see Regi	ster 5-3.						
bit 0	BOR: Brov	vn-out Reset	Status bit							
	For details of bit operation, see Register 5-3.									
										
	Legend:									

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from low-power modes if bit INTxE was set prior to going into low-power modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF. In 16-bit mode, an overflow (FFFFh \rightarrow 0000h) in the TMR0H:TMR0L registers will set flag bit, TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Fast Register Stack"**), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

;	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE	;	W_TEMP is in virtual bank STATUS_TEMP located anywhere BSR_TMEP located anywhere
MOVFF MOVF MOVFF	BSR_TEMP, BSR W_TEMP, W STATUS_TEMP, STATUS	;	Restore BSR Restore WREG Restore STATUS

PIC18F1220/1320

NOTES:

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LATA) register is useful for readmodify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port without the interfaces to other peripherals is shown in Figure 10-1.





10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.


The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

The sixth pin of PORTA (MCLR/VPP/RA5) is an input only pin. Its operation is controlled by the MCLRE configuration bit in Configuration Register 3H (CONFIG3H<7>). When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RA5 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RA5 is enabled as a
	digital input only if Master Clear functionality
	is disabled.

Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 19.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the LVD input. The operation of pins RA3:RA0 as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).



The RA4/T0CKI pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	0x7F	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0xD0	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as outputs
		; RA<7:4> as inputs

PIC18F1220/1320




FIGURE 10-3:

BLOCK DIAGRAM OF OSC2/CLKO/RA6 PIN




FIGURE 10-4: BLOCK DIAGRAM OF RA4/T0CKI PIN




FIGURE 10-5:

BLOCK DIAGRAM OF OSC1/CLKI/RA7 PIN




FIGURE 10-6: MCLR/VPP/RA5 PIN BLOCK DIAGRAM




TABLE 10-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	ST	Input/output port pin or analog input.
RA1/AN1/LVDIN	bit 1	ST	Input/output port pin, analog input or Low-Voltage Detect input.
RA2/AN2/VREF-	bit 2	ST	Input/output port pin, analog input or VREF
RA3/AN3/VREF+	bit 3	ST	Input/output port pin, analog input or VREF+.
RA4/T0CKI	bit 4	ST	Input/output port pin or external clock input for Timer0. Output is open-drain type.
MCLR/VPP/RA5	bit 5	ST	Master Clear input or programming voltage input (if $\overline{\text{MCLR}}$ is enabled); input only port pin or programming voltage input (if $\overline{\text{MCLR}}$ is disabled).
OSC2/CLKO/RA6	bit 6	ST	OSC2, clock output or I/O pin.
OSC1/CLKI/RA7	bit 7	ST	OSC1, clock input or I/O pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5 ⁽²⁾	RA4	RA3	RA2	RA1	RA0	xx0x 0000	uu0u 000
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	_	LATA Dat	ta Output	Register			xx-x xxxx	uu-u uuu
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	—	PORTA D	PORTA Data Direction Register 11-			11-1 1111	11-1 111	
ADCON1	_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	-000 000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: RA5 is an input only if MCLR is disabled.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CLRF	PORTB	; Initialize PORTB by ; clearing output
CLRF	LATB	; data latches ; Alternate method ; to clear output ; data latches
MOVLW	0x70	; Set RB0, RB1, RB4 as
MOVWF	ADCON1	; digital I/O pins
MOVLW	0xCF	; Value used to
MOVWF	TRISB	; initialize data ; direction ; Set RB<3:0> as inputs
		; RB<5:4> as outputs ; RB<7:6> as inputs

Pins RB0-RB2 are multiplexed with INT0-INT2; pins RB0, RB1 and RB4 are multiplexed with A/D inputs; pins RB1 and RB4 are multiplexed with EUSART; and pins RB2, RB3, RB6 and RB7 are multiplexed with ECCP.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.


Note:	On a Power-on Reset, RB4:RB0 are
	configured as analog inputs by default and
	read as '0'; RB7:RB5 are configured as
	digital inputs.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.



PIC18F1220/1320




FIGURE 10-9: BLOCK DIAGRAM OF RB2/P1B/INT2 PIN




FIGURE 10-10: BLOCK DIAGRAM OF RB3/CCP1/P1A PIN







FIGURE 10-11: BLOCK DIAGRAM OF RB4/AN6/RX/DT/KBI0 PIN
















TABLE 10-3:	PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/AN4/INT0	bit 0	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output port pin, analog input or external interrupt input 0.
RB1/AN5/TX/CK/INT1	bit 1	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output port pin, analog input, Enhanced USART Asynchronous Transmit, Addressable USART Synchronous Clock or external interrupt input 1.
RB2/P1B/INT2	bit 2	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output port pin or external interrupt input 2. Internal software programmable weak pull-up.
RB3/CCP1/P1A	bit 3	TTL ⁽¹⁾ /ST ⁽³⁾	Input/output port pin or Capture1 input/Compare1 output/ PWM output. Internal software programmable weak pull-up.
RB4/AN6/RX/DT/KBI0	bit 4	TTL ⁽¹⁾ /ST ⁽⁴⁾	Input/output port pin (with interrupt-on-change), analog input, Enhanced USART Asynchronous Receive or Addressable USART Synchronous Data.
RB5/PGM/KBI1	bit 5	TTL ⁽¹⁾ /ST ⁽⁵⁾	Input/output port pin (with interrupt-on-change). Internal software programmable weak pull-up. Low-Voltage ICSP enable pin.
RB6/PGC/T1OSO/T13CKI/ P1C/KBI2	bit 6	TTL ⁽¹⁾ /ST ^(5,6)	Input/output port pin (with interrupt-on-change), Timer1/ Timer3 clock input or Timer1oscillator output. Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD/T1OSI/P1D/KBI3	bit 7	TTL ⁽¹⁾ /ST ⁽⁵⁾	Input/output port pin (with interrupt-on-change) or Timer1 oscillator input. Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a TTL input when configured as a port input pin.

- **2:** This buffer is a Schmitt Trigger input when configured as the external interrupt.
- 3: This buffer is a Schmitt Trigger input when configured as the CCP1 input.
- 4: This buffer is a Schmitt Trigger input when used as EUSART receive input.
- 5: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 6: This buffer is a TTL input when used as the T13CKI input.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxd dddd	uuuu uuuu
LATB	LATB Data Output Register								xxxx xxxx	uuuu uuuu
TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00
ADCON1	—	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	-000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition. Shaded cells are not used by PORTB.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- · Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.


REGISTER 11-1:	T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1
bit 7							bit 0	


- bit 7 **TMR0ON:** Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT:** Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS:** Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 **TOSE:** Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on TOCKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA:** Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x, ..., etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Low-Power Sleep mode, since the timer requires clock cycles even when TOCS is set.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0, without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

TABLE 11-1: F	REGISTERS ASSOCIATED WITH TIMER0
---------------	----------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0L	Timer0 Module Low Byte Register						xxxx xxxx	uuuu uuuu		
TMR0H	Timer0 Module High Byte Register						0000 0000	0000 0000		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	—	PORTA Data Direction Register				11-1 1111	11-1 1111	

 $\label{eq:local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_$

Note 1: RA6 and RA7 are enabled as I/O pins, depending on the oscillator mode selected in Configuration Word 1H.

PIC18F1220/1320

NOTES:

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · Reset from CCP module special event trigger
- Status of system clock operation

Figure 12-1 is a simplified block diagram of the Timer1 module.

Register 12-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power managed modes. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications, with only a minimal addition of external components and code overhead.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write Mode Enable bit						
	1 = Enables register read/write of TImer1 in one 16-bit operation						
	0 = Enables register read/write of Timer1 in two 8-bit operations						
bit 6	T1RUN: Timer1 System Clock Status bit						
	1 = System clock is derived from Timer1 oscillator						
	0 = System clock is derived from another source						
bit 5-4	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits						
	11 = 1:8 Prescale value						
	10 = 1:4 Prescale value						
	01 = 1:2 Prescale value						
	00 = 1:1 Prescale value						
bit 3	T1OSCEN: Timer1 Oscillator Enable bit						
	1 = Timer1 oscillator is enabled						
	0 = Timer1 oscillator is shut off						
1.11.0	The oscillator inverter and feedback resistor are turned off to eliminate power drain.						
bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit							
	<u>When TMR1CS = 1:</u> 1 = Do not synchronize external clock input						
 0 = Synchronize external clock input When TMR1CS = 0: 							
<u>When TMR1CS = 0:</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.							
bit 1 TMR1CS: Timer1 Clock Source Select bit							
bit i	1 = External clock from pin RB6/PGC/T10SO/T13CKI/P1C/KBI2 (on the rising edge)						
	0 = Internal clock (Fosc/4)						
bit 0	TMR10N: Timer1 On bit						
	1 = Enables Timer1						
	0 = Stops Timer1						
	Legend:						
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

12.1 Timer1 Operation

Timer1 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input, or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/PGD/T1OSI/P1D/KBI3 and RB6/T1OSO/T13CKI/P1C/KBI2 pins become inputs. That is, the TRISB7:TRISB6 values are ignored and the pins read as '0'.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (see **Section 15.4.4 "Special Event Trigger"**).








FIGURE 12-1: TIMER1 BLOCK DIAGRAM

12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated for 32 kHz crystals. It will continue to run during all power managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

The Timer1 oscillator shares the T1OSI Note: and T1OSO pins with the PGD and PGC programming pins used for and debugging. When using the Timer1 oscillator, In-Circuit Serial Programming (ICSP) may not function correctly (high voltage or low voltage), or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead), or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	22 pF ⁽¹⁾	22 pF ⁽¹⁾

Note 1: Microchip suggests this value as a starting point in validating the oscillator circuit. Oscillator operation should then be tested to ensure expected performance under all expected conditions (VDD and temperature).

- **2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Capacitor values are for design guidance only.


12.3 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in output compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single sided PCB, or in addition to a ground plane.

FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion, if the A/D module is enabled (see Section 15.4.4 "Special Event Trigger" for more information).

Note:	The special event triggers from the CCP1								
	module will not set interrupt flag b	oit,							
	TMR1IF (PIR1<0>).								

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

12.6 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.7 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.2 "Timer1 Oscillator**", above), gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE 12-1:	IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE
EARIVIFLE 12-1.	INFLEMENTING A REAL-TIME CLOCK USING A TIMERT INTERRUPT SERVICE

RTCinit				
	MOVLW	0x80	;	Preload TMR1 register pair
	MOVWF	TMR1H	;	for 1 second overflow
	CLRF	TMR1L		
	MOVLW	b'00001111'	;	Configure for external clock,
	MOVWF	T10SC	;	Asynchronous operation, external oscillator
	CLRF	secs	;	Initialize timekeeping registers
	CLRF	mins	;	
	MOVLW	.12		
	MOVWF	hours		
	BSF	PIE1, TMR1IE	;	Enable Timer1 interrupt
	RETURN			
RTCisr				
	BSF	TMR1H, 7	;	Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	;	Clear interrupt flag
	INCF	secs, F	;	Increment seconds
	MOVLW	.59	;	60 seconds elapsed?
	CPFSGT	secs		
	RETURN		;	No, done
	CLRF	secs	;	Clear seconds
	INCF	mins, F	;	Increment minutes
	MOVLW	.59	;	60 minutes elapsed?
	CPFSGT	mins		
	RETURN			No, done
	CLRF	mins	;	clear minutes
	INCF	hours, F		Increment hours
	MOVLW	.23	;	24 hours elapsed?
	CPFSGT	hours		
	RETURN			No, done
	MOVLW	.01	;	Reset hours to 1
	MOVWF	hours		
	RETURN		;	Done

TABLE 12-2:	REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER
--------------------	------------------------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,			e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1		ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000	-000	-000	-000
PIE1		ADIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	-000	-000	-000	-000
IPR1		ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP	-111	-111	-111	-111
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									xxxx	uuuu	uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	u0uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

Timer2 has a control register shown in Register 13-1. TMR2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. Register 13-1 shows the Timer2 Control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale
•
• 1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

- 1 = Timer2 is on
- 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

- 00 = Prescaler is 1
- 01 =Prescaler is 4
- 1x = Prescaler is 16

Legend:

•			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.



13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
-	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
-	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
Timer2 Module Register								0000 0000	0000 0000
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
Timer2 Period Register								1111 1111	1111 1111
-	GIE/GIEH — — — Timer2 Moo	GIE/GIEH PEIE/GIEL — ADIF — ADIE — ADIP Timer2 Module Register — TOUTPS3	GIE/GIEH PEIE/GIEL TMR0IE — ADIF RCIF — ADIE RCIE — ADIP RCIP Timer2 Module Register — TOUTPS3 TOUTPS2	GIE/GIEHPEIE/GIELTMR0IEINT0IE—ADIFRCIFTXIF—ADIERCIETXIE—ADIPRCIPTXIPTimer2 Module Register—TOUTPS3TOUTPS2	GIE/GIEHPEIE/GIELTMROIEINTOIERBIE—ADIFRCIFTXIF——ADIERCIETXIE——ADIPRCIPTXIP—Timer2 Module RegisterTOUTPS3TOUTPS2TOUTPS1TOUTPS0	GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF — ADIF RCIF TXIF — CCP1IF — ADIE RCIE TXIE — CCP1IE — ADIP RCIP TXIP — CCP1IP Timer2 Module Register TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR20N	GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IF—ADIFRCIFTXIF—CCP1IFTMR2IF—ADIERCIETXIE—CCP1IETMR2IE—ADIPRCIPTXIP—CCP1IPTMR2IPTimer2 Module Register—TOUTPS3TOUTPS2TOUTPS1TOUTPS0TMR2ONT2CKPS1	GIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF — ADIF RCIF TXIF — CCP1IF TMR2IF TMR1IF — ADIE RCIE TXIF — CCP1IE TMR2IF TMR1IF — ADIE RCIE TXIE — CCP1IE TMR2IF TMR1IF — ADIP RCIP TXIP — CCP1IP TMR2IP TMR1IP Timer2 Module Register — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR GIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0.000 0.00x - ADIF RCIF TXIF - CCP1IF TMR2IF TMR1IF -000 -000 - ADIE RCIE TXIE - CCP1IE TMR2IF TMR1IE -000 -000 - ADIP RCIP TXIP - CCP1IP TMR2IF TMR1IP -111 -111 Timer2 Module Register

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · Reset from CCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN), which can be a clock source for Timer3.

R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **T3SYNC RD16** T3CKPS1 T3CKPS0 T3CCP1 TMR3CS TMR3ON bit 7 bit 0 bit 7 RD16: 16-bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations bit 6 Unimplemented: Read as '0' bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value T3CCP1: Timer3 and Timer1 to CCP1 Enable bits bit 3 1 = Timer3 is the clock source for compare/capture CCP module 0 = Timer1 is the clock source for compare/capture CCP module bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3.) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = $\underline{0}$: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge) 0 = Internal clock (Fosc/4) bit 0 TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

14.1 Timer3 Operation

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).

When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/PGD/T1OSI/P1D/KBI3 and RB6/PGC/T1OSO/T13CKI/P1C/KBI2 pins become inputs. That is, the TRISB7:TRISB6 value is ignored and the pins are read as '0'.

Timer3 also has an internal "Reset input". This Reset can be generated by the CCP module (see **Section 15.4.4 "Special Event Trigger"**).








FIGURE 14-1: TIMER3 BLOCK DIAGRAM

14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a lowpower oscillator rated for 32 kHz crystals. See **Section 12.2 "Timer1 Oscillator"** for further details.

14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3. See **Section 15.4.4 "Special Event Trigger"** for more information.

Note: The special event triggers from the CCP module will not set interrupt flag bit, TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR2	OSCFIF	_	_	EEIF	—	LVDIF	TMR3IF	_	00-00-	0 0 - 0 0 -
PIE2	OSCFIE	_	—	EEIE	—	LVDIE	TMR3IE	_	00 -00-	0 0 - 0 0 -
IPR2	OSCFIP	_	—	EEIP	—	LVDIP	TMR3IP	_	11 -11-	11 -11-
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register									uuuu uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	u0uu uuuu
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00 0000	u-uu uuuu

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

PIC18F1220/1320

NOTES:

15.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

The Enhanced CCP module is implemented as a standard CCP module with Enhanced PWM capabilities. These capabilities allow for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart and are discussed in detail in **Section 15.5 "Enhanced PWM Mode"**.

The control register for CCP1 is shown in Register 15-1.

In addition to the expanded functions of the CCP1CON register, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features:

- PWM1CON
- ECCPAS

REGISTER 15-1: CCP1CON REGISTER FOR ENHANCED CCP OPERATION

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ſ	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
	bit 7							bit 0

bit 7-6 **P1M1:P1M0:** PWM Output Configuration bits

I<u>f CCP1M<3:2> = 00, 01, 10:</u>

- xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins If CCP1M<3:2> = 11:
- 00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 DC1B1:DC1B0: PWM Duty Cycle Least Significant bits

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: ECCP1 Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Unused (reserved)
- 0010 = Compare mode, toggle output on match (ECCP1IF bit is set)
- 0011 = Unused (reserved)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (ECCP1IF bit is set)
- 1001 = Compare mode, clear output on match (ECCP1IF bit is set)
- 1010 = Compare mode, generate software interrupt on match (ECCP1IF bit is set, ECCP1 pin returns to port pin operation)
- 1011 = Compare mode, trigger special event (ECCP1IF bit is set; ECCP resets TMR1 or TMR3 and starts an A/D conversion if the A/D module is enabled)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high

1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low

1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high

1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 ECCP Outputs

The Enhanced CCP module may have up to four outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTB. The pin assignments are summarized in Table 15-1.

To configure I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1Mn and CCP1Mn bits (CCP1CON<7:6> and <3:0>, respectively). The appropriate TRISB direction bits for the port pins must also be set as outputs.

TABLE 13-1. FIN ASSIGNMENTS FOR VARIOUS ECCF MODES	TABLE 15-1:	PIN ASSIGNMENTS FOR VARIOUS ECCP MODES
----------------------------------------------------	-------------	----------------------------------------

ECCP Mode	CCP1CON Configuration	RB3	RB2 RB6		RB7
Compatible CCP	00xx 11xx	CCP1	RB2/INT2	RB6/PGC/T1OSO/T13CKI/KBI2	RB7/PGD/T1OSI/KBI3
Dual PWM	10xx 11xx	P1A	P1B	RB6/PGC/T1OSO/T13CKI/KBI2	RB7/PGD/T1OSI/KBI3
Quad PWM	xlxx llxx	P1A	P1B	P1C	P1D

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note 1: TRIS register values must be configured appropriately.

15.2 CCP Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-2:CCP MODE – TIMER
RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

15.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RB3/CCP1/P1A. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

15.3.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1/P1A pin should be configured as an input by setting the TRISB<3> bit.

Note:	If the RB3/CCP1/P1A is configured as an						
	output, a write to the port can cause a						
	capture condition.						

15.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with the CCP module is selected in the T3CON register.

15.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear while changing capture modes to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

15.3.4 CCP PRESCALER


There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.4 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RB3/CCP1/P1A pin:

- · Is driven high
- Is driven low
- Toggles output (high-to-low or low-to-high)
- Remains unchanged (interrupt only)

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0. At the same time, interrupt flag bit, CCP1IF, is set.

15.4.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1/P1A pin as an output by clearing the TRISB<3> bit.

Note: Clearing the CCP1CON register will force the RB3/CCP1/P1A compare output latch to the default low level. This is not the PORTB I/O data latch.

15.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the RB3/ CCP1/P1A pin is not affected. CCP1IF is set and an interrupt is generated (if enabled).

15.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger also sets the GO/DONE bit (ADCON0<1>). This starts a conversion of the currently selected A/D channel if the A/D is on.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	_	ADIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	-000	-000	-000	-000
PIE1	_	ADIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	-000	-000	-000	-000
IPR1	_	ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP	-111	-111	-111	-111
TRISB	PORTB Data Direction Register								1111	1111	1111	1111
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx	xxxx	uuuu	uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
CCPR1L	Capture/Co	ompare/PWI	M Register 1	I (LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	ompare/PWI	M Register 1	I (MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register								xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register							xxxx	xxxx	uuuu	uuuu	
T3CON	RD16	—	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00	0000	u-uu	uuuu
ADCON0	VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0	0000	00-0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

15.5 Enhanced PWM Mode

The Enhanced PWM Mode provides additional PWM output options for a broader range of control applications. The module is an upwardly compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3CCP1M0 bits of the CCP1CON register (CCP1CON<7:6> and CCP1CON<3:0>, respectively).


Figure 15-3 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

15.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the equation:

EQUATION 15-1: PWM PERIOD



PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

15.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation:

EQUATION 15-2: PWM DUTY CYCLE

PWM Duty Cycle =	(CCPR1L:CCP1CON<5:4>) •
	TOSC • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 15-3: PWM RESOLUTION

	$\log\left(\frac{FOSC}{FPWM}\right)$ bits
PWM Resolution (max) =	log(2)

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

15.5.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the Standard PWM mode discussed in **Section 15.5** "Enhanced PWM Mode". The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 15-4.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.






FIGURE 15-4: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	CCP1CON<7:6>	SIGNAL	0	Duty	── ▶ '	PR2+1
			-	Cycle	— Period —	>
0	(Single Output)	P1A Modulated		(1)		1 1
		P1A Modulated			Delay ⁽¹⁾ ◀►	
0	(Half-Bridge)	P1B Modulated				
		P1A Active	- :		1 	
1	(Full-Bridge,	P1B Inactive	- ¦		1 1 1	
T	Forward)	P1C Inactive	_		1 1 1	· · · · · · · · · · · · · · · · · · ·
		P1D Modulated	I		į	
		P1A Inactive	- ;			
1	(Full-Bridge,	P1B Modulated			 	
-	Reverse)	P1C Active	- !		1 1 1	
		P1D Inactive	_ ;		1 1 1	
					÷	:

	CCP1CON<7:6>	SIGNAL	0 Duty Cycle Period —	PR2+1
00	(Single Output)	P1A Modulated		
		P1A Modulated	Delav ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated	Delay ⁽¹⁾	
		P1A Active		1 1 1
01	(Full-Bridge, Forward)	P1B Inactive	_	
	r orward)	P1C Inactive		· · · · · · · · · · · · · · · · · · ·
		P1D Modulated	=	
		P1A Inactive		
11	(Full-Bridge,	P1B Modulated		1
	Reverse)	P1C Active		
		P1D Inactive		

FIGURE 15-5: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

Relationships:

- Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * (PWM1CON<6:0>)
- Note 1: Dead-band delay is programmed using the PWM1CON register (Section 15.5.6 "Programmable Dead-Band Delay").

15.5.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the RB3/CCP1/P1A pin, while the complementary PWM output signal is output on the RB2/P1B/INT2 pin (Figure 15-6). This mode can be used for half-bridge applications, as shown in Figure 15-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0 (PWM1CON<6:0>), sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 15.5.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations. The TRISB<3> and TRISB<2> bits must be cleared to configure P1A and P1B as outputs.






FIGURE 15-7: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS




15.5.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin RB3/CCP1/P1A is continuously active and pin RB7/PGD/T10SI/P1D/KBI3 is modulated. In the Reverse mode, pin RB6/PGC/T10S0/T13CKI/P1C/KBI2 is continuously active and pin RB2/P1B/INT2 is modulated. These are illustrated in Figure 15-8.









15.5.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the Forward/Reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1,4 or 16, depending on the value of the T2CKPS bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 15-10.

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 15-11 shows an example where the PWM direction changes from forward to reverse, at a near 100% duty cycle. At time t1, the output P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 15-9) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









15.5.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shootthrough current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 15-6 for an illustration. The lower seven bits of the PWM1CON register (Register 15-2) sets the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC).

15.5.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by the INT0, INT1 or INT2 pins (or any combination of these three sources). The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits <6:4> of the ECCPAS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tristated (not driving). The ECCPASE bit (ECCPAS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 15-2: PWM1CON: PWM CONFIGURATION REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PRSEN | PDC6 | PDC5 | PDC4 | PDC3 | PDC2 | PDC1 | PDC0 |
| bit 7 | | | | | | | bit 0 |

bit 7

PRSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC<6:0>: PWM Delay Count bits

Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it transitions active.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 15-3:	ECCPAS: ENHANCED CAPTURE/COMPARE/PWM/AUTO-SHUTDOWN
	CONTROL REGISTER

	00111102												
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0					
	bit 7							bit 0					
bit 7	ECCPASE	ECCP Auto	o-Shutdown	Event Statu	s bit								
	0 = ECCP outputs are operating												
	1 = A shutdown event has occurred; ECCP outputs are in shutdown state												
bit 6	ECCPAS2: ECCP Auto-Shutdown bit 2												
		in has no eff											
	1 = INT0 pin low causes shutdown												
bit 5	ECCPAS1:	ECCP Auto	-Shutdown	bit 1									
		in has no eff											
	•	in low cause											
bit 4	ECCPAS0:	ECCP Auto	-Shutdown	bit 0									
	•	in has no eff											
		in low cause											
bit 3-2				State Contro	ol bits								
		Pins A and											
		Pins A and (A and C tri-si											
bit 1-0	-			State Contro	al hito								
DIL I-U		Pins B and I		State Contro	DIDIIS								
		Pins B and I Pins B and I											
		B and D tri-st											
	Legend:												
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'					

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

15.5.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module, following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 15-12), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is automatically cleared. If PRSEN = 0 (Figure 15-13), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, the ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

15.5.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state, until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle, before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 15-12: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





FIGURE 15-13: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



15.5.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRISB bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 4. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the deadband delay by loading PWM1CON<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCPAS register:
 - Select the auto-shutdown sources using the ECCPAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCPAS<7>).
- 7. If auto-restart operation is required, set the PRSEN bit (PWM1CON<7>).
- 8. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMR2 overflows (TMR2IF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISB bits.
 - Clear the ECCPASE bit (ECCPAS<7>).

15.5.10 OPERATION IN LOW-POWER MODES

In the Low-Power Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency may not be stable if the INTOSC is being used.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change.

In all other low-power modes, the selected low-power mode clock will clock Timer2. Other low-power mode clocks will most likely be different than the primary clock frequency.

15.5.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled (CONFIG1H<6> is programmed), a clock failure will force the device into the Low-Power RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the INTRC clock source, which may have a different clock frequency than the primary clock. By loading the IRCF2:IRCF0 bits on Resets, the user can enable the INTOSC at a high clock speed in the event of a clock failure.

See the previous section for additional details.

15.5.11 EFFECTS OF A RESET

Both power-on and subsequent Resets will force all ports to input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0		Value on POR, BOR		Value on all other Resets						
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01	11qq	0q	qquu
PIR1	_	- ADIF RCIF TXIF — CCP1IF TMR2IF TMR1IF									-000	-000
PIE1	_	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000	-000	-000	-000
IPR1	_	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111	-111	-111	-111
TMR2	Timer2 Mod		0000	0000	0000	0000						
PR2	Timer2 Mod	dule Period I	Register						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
TRISB	PORTB Da	ta Direction	Register						1111	1111	1111	1111
CCPR1H	Enhanced	Capture/Con	npare/PWM	Register 1 H	High Byte				xxxx	xxxx	uuuu	uuuu
CCPR1L	Enhanced	Capture/Con	npare/PWM	Register 1 L	ow Byte				xxxx	xxxx	uuuu	uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000	0000	0000	0000
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000	0000	uuuu	uuuu
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000	dd00	0000	qq00

TABLE 15-5: REGISTERS ASSOCIATED WITH ENHANCED PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the ECCP module in Enhanced PWM mode.

16.0 ENHANCED ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Addressable Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced Addressable USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network (LIN) bus systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The RB1/AN5/TX/CK/INT1 and RB4/AN6/RX/DT/KBI0 pins must be configured as follows for use with the Universal Synchronous Asynchronous Receiver Transmitter:

- SPEN (RCSTA<7>) bit must be set (= 1),
- PCFG6:PCFG5 (ADCON1<5:6>) must be set (= 1),
- TRISB<4> bit must be set (= 1) and
- TRISB<1> bit must be set (= 1).

Note:	The EUSART control will automatically
	reconfigure the pin from input to output as
	needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCTL)

These are detailed in on the following pages in Register 16-1, Register 16-2 and Register 16-3, respectively.

16.1 Asynchronous Operation in Power Managed Modes

The EUSART may operate in Asynchronous mode while the peripheral clocks are being provided by the internal oscillator block. This makes it possible to remove the crystal or resonator that is commonly connected as the primary clock on the OSC1 and OSC2 pins.

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz (see Table 22-6). However, this frequency may drift as VDD or temperature changes and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output back to 8 MHz. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source (see **Section 3.6 "INTOSC Frequency Drift**" for more information).

The other method adjusts the value in the Baud Rate Generator (BRG). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 16-1:	STER 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER												
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0					
	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D					
	bit 7							bit 0					
bit 7	CSRC: Clo	ck Source S	Select bit										
	Asynchron	ous mode:											
	Don't care.												
	Synchrono												
			k generated		om BRG)								
bit 6	TX9: 9-bit	Transmit En	able bit										
		 Selects 9-bit transmission Selects 8-bit transmission 											
bit 5	TXEN: Tra	XEN: Transmit Enable bit											
	1 = Transr												
	0 = Transr	0 = Transmit disabled											
	Note:	SREN/CRE	N overrides	TXEN in Sy	/nc mode.								
bit 4	SYNC: EU	SART Mode	Select bit										
		ronous mod											
	0 = Asyncl	hronous mo	de										
bit 3			Character bit										
	Asynchron			anaianian (al			· · · · · · · · · · · · · · · · · · ·						
			nission comp		eared by har	dware upor	n completion)						
	Synchrono												
Lit O	Don't care.		- 0 - l (h. i)										
bit 2		h Baud Rat	e Select bit										
	Asynchrone 1 = High s												
	0 = Low sp												
	Synchrono												
	Unused in	this mode.											
bit 1	TRMT: Tra	nsmit Shift F	Register Stat	us bit									
	1 = TSR lo												
	0 = TSR b	-											
bit 0		bit of Transr											
	Can be add	dress/data b	it or a parity	bit.									
	Legend:												
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'					
	-n = Value			it is set		s cleared	x = Bit is u						
			· = D										

REGISTER 16-2:	RCSTA: RECEIVE STATUS AND CONTROL REGISTER											
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
	bit 7							bit 0				
bit 7		ial Port Ena										
		port enabled port disable			d TX/CK pins	as serial p	ort pins)					
bit 6	RX9: 9-bit	Receive Ena	able bit									
		 1 = Selects 9-bit reception 0 = Selects 8-bit reception 										
bit 5	SREN: Sin	gle Receive	Enable bit									
		Asynchronous mode: Don't care.										
	<u>Synchrono</u>	us mode – N	<u> /aster:</u>									
		1 = Enables single receive 0 = Disables single receive										
	This bit is cleared after reception is complete. Synchronous mode – Slave:											
	Don't care.											
bit 4	CREN: Co	ntinuous Re	ceive Enabl	e bit								
		<u>Asynchronous mode:</u> 1 = Enables receiver										
	1 = Enables receiver 0 = Disables receiver											
	Synchronous mode:											
	1 = Enable			ntil enable b	it, CREN, is o	cleared (CR	EN override	s SREN)				
bit 3	ADDEN: A	ddress Dete	ect Enable bi	t								
	Asynchronous mode 9-bit (RX9 = 1):											
	 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit 											
	<u>Asynchron</u> Don't care.	Asynchronous mode 8-bit (RX9 = 0):										
bit 2		ming Error b	oit									
	1 = Framir	-	be updated	l by reading	RCREG reg	ister and re	ceiving next	valid byte)				
bit 1		errun Error I										
	1 = Overru 0 = No ove	un error (car errun error	be cleared	by clearing	bit CREN)							
bit 0	RX9D: 9th	bit of Receiv	ved Data									
	This can be	e address/da	ata bit or a p	arity bit and	must be cale	culated by u	user firmwar	е.				
	Legend:]				
	R = Reada	hle hit	۱۸/ – ۱۸	/ritable bit	II – I Inim	plemented	bit, read as	ʻO'				
	-n = Value			it is set		s cleared	x = Bit is u					
			, - D		5 - Bit k	5 5104104						

PIC18F1220/1320

REGISTER 16-3:	BAUDCTL: BAUD RATE CONTROL REGISTER												
	U-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
	_	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN					
	bit 7							bit 0					
bit 7	Unimplem	Unimplemented: Read as '0'											
bit 6	RCIDL: Re	RCIDL: Receive Operation Idle Status bit											
		1 = Receiver is Idle 0 = Receiver is busy											
bit 5	Unimplem	Unimplemented: Read as '0'											
bit 4	SCKP: Syr	chronous C	lock Polarity	/ Select bit									
		Asynchronous mode: Jnused in this mode.											
	1 = Idle sta	<u>Synchronous mode:</u> 1 = Idle state for clock (CK) is a high level 0 = Idle state for clock (CK) is a low level											
bit 3	BRG16: 16	bit Baud Ra	ate Register	Enable bit									
	1 = 16-bit E	Baud Rate G	enerator - S	SPBRGH an	d SPBRG								
	0 = 8-bit B a	aud Rate Ge	nerator – S	PBRG only (Compatible	mode), SPE	BRGH value	ignored					
bit 2	Unimplem	ented: Read	l as '0'										
bit 1		e-up Enable	bit										
	cleared	RT will cont d in hardwar	e on followi	nple the RX ng rising edg edge detect	je	rupt generat	ed on fallin	ig edge; bit					
	Synchrono Unused in t												
bit 0	ABDEN: A	uto-Baud De	etect Enable	bit									
	1 = Enable (55h);	 <u>Asynchronous mode:</u> 1 = Enable baud rate measurement on the next character – requires reception of a Sync byte (55h); cleared in hardware upon completion 0 = Baud rate measurement disabled or completed 											
	Synchrono												
	Unused in t	this mode.											
								1					
	Legend:												

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

16.2 EUSART Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator, that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCTL<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 also control the baud rate. In Synchronous mode, bit BRGH is ignored. Table 16-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 16-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 16-1. Typical baud rates and error values for the various asynchronous modes are shown in Table 16-2. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

16.2.1 POWER MANAGED MODE OPERATION

The system clock is used to generate the desired baud rate; however, when a power managed mode is entered, the clock source may be operating at a different frequency than in PRI_RUN mode. In Sleep mode, no clocks are present and in PRI_IDLE mode, the primary clock source continues to provide clocks to the Baud Rate Generator; however, in other power managed modes, the clock frequency will probably change. This may require the value in SPBRG to be adjusted.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit and make sure that the receive operation is Idle before changing the system clock.

16.2.2 SAMPLING

The data on the RB4/AN6/RX/DT/KBI0 pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

Co	onfiguration B	its	BRG/EUSART Mode	Baud Rate Formula				
SYNC	BRG16	BRGH	BRG/EUSART Midde	Bauu Kale Formula				
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]				
0	0	1	8-bit/Asynchronous	Fosc/[16 (n + 1)]				
0	1	0	16-bit/Asynchronous	FOSC/[10 (11 + 1)]				
0	1	1	16-bit/Asynchronous					
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]				
1	1	x	16-bit/Synchronous					

TABLE 16-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:										
Desired Baud Rate = Fosc/(64 ([SPBRGH:SPBRG] + 1))										
Solving for SPBRGH:SPBRG:										
X = ((Fosc/Desired Baud Rate)/64) - 1										
= ((1600000/9600)/64) - 1										
= [25.042] $=$ 25										
Calculated Baud Rate = 1600000/(64 (25 + 1))										
= 9615										
Error = (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate										
= (9615 - 9600)/9600 = 0.16%										

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 -010	0000 -010		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x		
BAUDCTL	—	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	-1-1 0-00	-1-1 0-00		
SPBRGH	Baud Rate	Generato		0000 0000	0000 0000							
SPBRG	Baud Rate	e Generato	r Register		0000 0000	0000 0000						
SPBRG	Baud Rate											

TABLE 16-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 16-3: BAUD RATES FOR ASYNCHRONOUS MODES

	SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	_	_			_	—	_		_	_	_
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	—
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_
			S	YNC = 0, E	BRGH = (o, BRG16 =	: 0					
BAUD	Fos	c = 4.000	MHz	Fost	c = 2.000	MHz	Fos	c = 1.000	MHz			
RATE (K)	Actual	%	SPBRG	Actual Rate	%	SPBRG value	Actual Rate	%	SPBRG			

(K)	Rate (K)	% Error	value (decimal)	Rate (K)	% Error	value (decimal)	Rate (K)	% Error	value (decimal)
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12
2.4	2.404	0.16	25	2403	-0.16	12	—	—	—
9.6	8.929	-6.99	6	—	—	—	—	—	—
19.2	20.833	8.51	2	—	—	—	—	—	—
57.6	62.500	8.51	0	—	—	—	—	—	—
115.2	62.500	-45.75	0	—	_	_	—	_	—

	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD RATE	Fosc = 40.000 MHz			Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	Rate (K) % 2403 -0.16 9615 -0.16 19230 -0.16	
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)		SPBRG value (decimal)
2.4	—	—		_	—	—	2.441	1.73	255	2403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	—	—
	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD RATE	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fost	c = 1.000	MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	_	_	_	_	_	_	300	-0.16	207			
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51			
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25			
9.6	9.615	0.16	25	9615	-0.16	12	—	—	—			
19.2	19.231	0.16	12	—	—	—	—	—	—			
57.6	62.500	8.51	3	—	—	—	—	—	—			
115.2	125.000	8.51	1	—	—	_	—	—	_			

TABLE 16-3:	BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD RATE	Fosc	= 40.000) MHz	Fosc	= 20.000	0 MHz	Fosc	= 10.000) MHz	Fos	MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_	
BAUD	Foso	= 4.000	MHz	Foso	c = 2.000	MHz	Foso	c = 1.000	MHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	_	_	_				

_

_

19.231

62.500

125.000

0.16

8.51

8.51

12

3

1

19.2

57.6

115.2

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 40.000 MHz			Fosc	= 20.00	0 MHz	Fosc	= 10.00	0 MHz	Fosc = 8.000 Actual Rate (K) % Error 300 -0.01 1200 -0.04 2400 -0.04 9615 -0.16		MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Rate		SPBRG value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16
		SYN	IC = 0, BR	GH = 1, BF	RG16 = 1	or SYNC =	= 1, BRG1	6 = 1				
BAUD	Fos	c = 4.000	MHz	Fost	c = 2.000	MHz	Fos	c = 1.000	MHz			
RATE (K)	Actual	%	SPBRG	Actual	%	SPBRG	Actual	%	SPBRG			

TABLE 16-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

BAUD	Fost	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12
57.6	58.824	2.12	16	55555	3.55	8	_	_	—
115.2	111.111	-3.55	8	_	_	_	_	—	_

16.2.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 16-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG registers. Once the 5th edge is seen (should correspond to the Stop bit), the ABDEN bit is automatically cleared.

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes, by checking for 00h in the SPBRGH register. Refer to Table 16-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded.

Note 1: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

16.2.4 RECEIVING A SYNC (AUTO-BAUD RATE DETECT)

To receive a Sync (Auto-Baud Rate Detect):

- 1. Configure the EUSART for asynchronous receive. TXEN should remain clear. SPBRGH:SPBRG may be left as is. The controller should operate in either PRI_RUN or PRI_IDLE.
- 2. Enable RXIF interrupts. Set RCIE, PEIE, GIE.
- 3. Enable Auto-Baud Rate Detect. Set ABDEN.
- 4. When the next RCIF interrupt occurs, the received baud rate has been measured. Read RCREG to clear RCIF and discard. Check SPBRGH:SPBRG for a valid value. The EUSART is ready for normal communications. Return from the interrupt. Allow the primary clock to run (PRI_RUN or PRI_IDLE).
- Process subsequent RCIF interrupts normally as in asynchronous reception. Remain in PRI_RUN or PRI_IDLE until communications are complete.

TABLE 16-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock				
0	0	Fosc/512				
0	1	Fosc/128				
1	0	Fosc/128				
1	1	Fosc/32				

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.

BRG Value	XXXXh	0000h		001Ch
RX pin		Start	Edge #1 Edge #2 Edge #3 Edge #4	C Edge #5
BRG Clock		huuuuuu	mmmmmmmmm	'. Innnannnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnn
ABDEN bit	Set by User —			Auto-Cleared
RCIF bit (Interrupt)		, , , ,		
Read RCREG		1 1 1 1		
SPBRG		1 	XXXXh	1Ch
SPBRGH			XXXXh	00h

FIGURE 16-1: AUTOMATIC BAUD RATE CALCULATION

16.3 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCTL<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the 9th data bit.

Asynchronous mode is available in all low-power modes; it is available in Sleep mode only when autowake-up on Sync Break is enabled. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required; however, other low-power mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate Generator values may need to be adjusted.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

16.3.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE, and cannot be cleared in software. Flag bit, TXIF, is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit, TRMT, is a readonly bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.

2: Flag bit, TXIF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 16-2: EUSART TRANSMIT BLOCK DIAGRAM





FIGURE 16-3: ASYNCHRONOUS TRANSMISSION






TABLE 16-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	_	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	_	ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	EUSART Tra	Insmit Regist	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	_	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate G	Baud Rate Generator Register High Byte Baud Rate Generator Register Low Byte								0000 0000
SPBRG	Baud Rate G									0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

16.3.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 16-5. The data is received on the RB4/AN6/RX/DT/KBI0 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

16.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 16-5: EUSART RECEIVE BLOCK DIAGRAM



To set up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (see Section 16.2 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




TABLE 16-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	_	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	_	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	EUSART Re	eceive Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	_	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate C	Generator Reg		0000 0000	0000 0000					
SPBRG	Baud Rate C	Generator Reg		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

16.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCTL<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 16-7) and asynchronously if the device is in Sleep mode (Figure 16-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RX line, following the wakeup event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

16.3.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices, or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient period, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

16.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/ DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 16-7: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



16.3.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-9 for the timing of the Break character sequence.

16.3.5.1 Transmitting A Break Signal

The Enhanced USART module has the capability of sending the Break signal that is required by the LIN bus standard. The Break signal consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Break signal is sent whenever the SENDB (TXSTA<3>) and TXEN (TXSTA<5>) bits are set and TXREG is loaded with data. The data written to TXREG will be ignored and all '0's will be transmitted.

SENDB is automatically cleared by hardware when the Break signal has been sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission.

To send a Break Signal:

- Configure the EUSART for asynchronous transmissions (steps 1-5). Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (see Section 16.2 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.

- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. Set the SENDB bit.
- 7. Load a byte into TXREG. This triggers sending a Break signal. The Break signal is complete when TRMT is set. SENDB will also be cleared.

See Figure 16-9 for the timing of the Break signal sequence.

16.3.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (12 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 16.3.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit before placing the EUSART in its Sleep mode.

16.3.6.1 Transmitting a Break Sync

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode. When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.


16.3.6.2 Receiving a Break Sync

To receive a Break Sync:

- 1. Configure the EUSART for asynchronous transmit and receive. TXEN should remain clear. SPBRGH:SPBRG may be left as is.
- 2. Enable auto-wake-up. Set WUE.
- 3. Enable RXIF interrupts. Set RCIE, PEIE, GIE.
- 4. The controller may be placed in any power managed mode.
- 5. An RCIF will be generated at the beginning of the Break signal. When the interrupt is received, read RCREG to clear RCIF and discard. Allow the controller to return to PRI_RUN mode.
- 6. Wait for the RX line to go high at the end of the Break signal. Wait for any of the following: WUE to clear automatically (poll), RB4/RX to go high (poll) or for RBIF to be set (poll or interrupt). If RBIF is used, check to be sure that RB4/RX is high before continuing.

- 7. Enable Auto-Baud Rate Detect. Set ABDEN.
- 8. Return from the interrupt. Allow the primary clock to start and stabilize (PRI_RUN or PRI_IDLE).
- 9. When the next RCIF interrupt occurs, the received baud rate has been measured. Read RCREG to clear RCIF and discard. Check SPBRGH:SPBRG for a valid value. The EUSART is ready for normal communications. Return from the interrupt. Allow the primary clock to run (PRI_RUN or PRI_IDLE).
- 10. Process subsequent RCIF interrupts normally as in asynchronous reception. TXEN should now be set if transmissions are needed. TXIF and TXIE may be set if transmit interrupts are desired. Remain in PRI_RUN or PRI_IDLE until communications are complete. Clear TXEN and return to step 2.





16.4 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the RB1/AN5/ TX/CK/INT1 and RB4/AN6/RX/DT/KBI0 I/O pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCTL<5>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

16.4.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 16-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit, TXIF (PIR1<4>), is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 16-10: SYNCHRONOUS TRANSMISSION




FIGURE 16-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	_	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1		ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x00- 0000	0000 -00x
TXREG	EUSART T	ransmit Regi	ster						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate	Generator R		0000 0000	0000 0000					
SPBRG	Baud Rate Generator Register Low Byte								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

16.4.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RB4/AN6/RX/DT/KBI0 pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

B4/AN6/RX/ DT/KBI0 pin		1 1	\times	bit 0	\ge	bit 1	\ge	bit 2	\mathbb{Z}	bit	3		oit 4	\times	bit 5	\mathbb{Z}	bit 6	bit 7	1 1
RB1/AN5/TX/ CK/INT1 pin (SCKP = 0)		, , , , ,		; ; ``		: : :		<u>-</u>		:			1		; ;		; ; L	 ÷∟	
RB1/AN5/TX/ CK/INT1 pin (SCKP = 1)		1 1 1		; ;		:				, , ,		• • •					÷	Ļſ	1 1 1
Write to bit SREN		;—		1		1 1 1		1 <u>-</u> 1 1		• • •		<u>.</u>			1 1 1		<u>.</u>	, , ,	1 1 1
SREN bit				1 1 1				1 1 1		1								÷	1 1 1
CREN bit	'0'	;										1							1 1
RCIF bit (Interrupt)		1 1 1		1 1 1		1 1 1		1 1 1				1 1 1			• • •			, , ,	<u>:</u>
Read RXREG		· ·		, ,														;	

FIGURE 16-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
_	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
_	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
_	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
EUSART R	eceive Regis	ter						0000 0000	0000 0000
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
Baud Rate Generator Register High Byte								0000 0000	0000 0000
Baud Rate Generator Register Low Byte								0000 0000	0000 0000
	GIE/GIEH — — SPEN EUSART R CSRC — Baud Rate	GIE/GIEH PEIE/GIEL	GIE/GIEHPEIE/GIELTMR0IE—ADIFRCIF—ADIERCIE—ADIPRCIPSPENRX9SRENEUSART Receive RegisterCSRCTX9CSRCTX9TXEN—RCIDL—Baud Rate Generator Register High	GIE/GIEHPEIE/GIELTMROIEINTOIE—ADIFRCIFTXIF—ADIERCIETXIE—ADIPRCIPTXIPSPENRX9SRENCRENEUSART Receive RegisterCSRCTX9TXENCSRCTX9TXENSYNC—RCIDL—SCKPBaud Rate Generator Register High Byte	GIE/GIEHPEIE/GIELTMROIEINTOIERBIEADIFRCIFTXIFADIERCIETXIEADIPRCIPTXIPSPENRX9SRENCRENADDENEUSART Receive RegisterTXENSYNCSENDBRCIDLSCKPBRG16Baud Rate Generator Register HighterHighter	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFADIFRCIFTXIFCCP1IFADIERCIETXIECCP1IEADIPRCIPTXIPCCP1IPSPENRX9SRENCRENADDENFERREUSART ceive RegisterTXENSYNCSENDBBRGHRCIDLSCKPBRG16Baud Rate Generator Register HightHight And	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFADIFRCIFTXIFCCP1IFTMR2IFADIERCIETXIECCP1IETMR2IFADIPRCIPTXIPCCP1IPTMR2IPSPENRX9SRENCRENADDENFERROERREUSART Receive RegisterTXENSYNCSENDBBRGHTRMTRCIDLSCKPBRG16WUEBaud Rate Generator Register High SterSterSterSterSter	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFADIFRCIFTXIFCCP1IFTMR2IFTMR1IFADIERCIETXIECCP1IETMR2IETMR1IEADIPRCIPTXIPCCP1IPTMR2IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DEUSART Receive RegisterTXENSYNCSENDBBRGHTRMTTX9DRCIDLSCKPBRG16WUEABDENBaud Rate Generator Register High Byte	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0POR, BORGIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIF0000000x-ADIFRCIFTXIF-CCP1IFTMR2IFTMR1IF-000-000-ADIERCIETXIE-CCP1IETMR2IFTMR1IE-000-000-ADIPRCIPTXIP-CCP1IPTMR2IPTMR1IP-111-111SPENRX9SRENCRENADDENFERROERRRX9D0000000xEUSART Everore RegisterVSENDBBRGHTRMTTX9D00000010-RCIDL-SCKPBRG16-WUEABDEN-1-10-00Baud Rate Everore Register High SterVSockSock000000000000

TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

16.5 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the RB1/AN5/TX/CK/INT1 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

16.5.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	—	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 000x
TXREG	EUSART Tra	ansmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	- RCIDL - SCKP BRG16 - WUE ABDEN							ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate C	Generator Reg		0000 0000	0000 0000					
SPBRG	Baud Rate G	Generator Reg		0000 0000	0000 0000					

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

16.5.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 6. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	_	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	_	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	_	ADIP	RCIP	TXIP		CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
RCREG	EUSART Re	ceive Registe	r						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	_	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate G	enerator Reg		0000 0000	0000 0000					
SPBRG	Baud Rate G	enerator Reg		0000 0000	0000 0000					

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

PIC18F1220/1320

NOTES:

17.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has seven inputs for the PIC18F1220/1320 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and to set the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead that may have been required to allow for an acquisition (sampling) period (see Register 17-3 and Section 17.3 "Selecting and Configuring Automatic Acquisition Time"). The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 17-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 17-2, configures the functions of the port pins. The ADCON2 register, shown in Register 17-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCFG1	VCFG0	—	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

bit 7-6 VCFG<1:0>: Voltage Reference Configuration bits

	A/D VREF+	A/D VREF-
00	AVdd	AVss
01	External VREF+	AVss
10	AVdd	External VREF-
11	External VREF+	External VREF-

- bit 5 Unimplemented: Read as '0'
- bit 4-2 CHS2:CHS0: Analog Channel Select bits
 - 000 = Channel 0 (AN0)
 - 001 = Channel 1 (AN1)
 - 010 = Channel 2 (AN2)
 - 011 = Channel 3 (AN3)
 - 100 = Channel 4 (AN4)
 - 101 = Channel 5 (AN5)
 - 110 = Channel 6 (AN6)
 - 111 = Unimplemented⁽¹⁾

bit 1 GO/DONE: A/D Conversion Status bit

- When ADON = 1:
- 1 = A/D conversion in progress
- 0 = A/D Idle

bit 0 ADON: A/D On bit

- 1 = A/D converter module is enabled
- 0 = A/D converter module is disabled

Note 1: Performing a conversion on unimplemented channels returns full-scale results.

Legend:				
R = Readab	le bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

R 17-2:	ADCON1	: A/D CONT	ROL REGI	STER 1										
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
	—	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0						
	bit 7							bit 0						
bit 7	Unimplem	ented: Read	as '0'											
bit 6	PCFG6: A/D Port Configuration bit – AN6 1 = Pin configured as a digital port													
	0 = Pin configured as an analog channel – digital input disabled and reads '0'													
bit 5	PCFG5: A/D Port Configuration bit – AN5 1 = Pin configured as a digital port													
		 0 = Pin configured as an analog channel – digital input disabled and reads '0' PCEG4: A/D Port Configuration bit – AN4 												
bit 4	PCFG4: A/D Port Configuration bit – AN4													
	 1 = Pin configured as a digital port 0 = Pin configured as an analog channel – digital input disabled and reads '0' 													
bit 3	 Pin configured as an analog channel – digital input disabled and reads '0' PCFG3: A/D Port Configuration bit – AN3 													
DIL 3		onfigured as a	•	ANS										
		onfigured as a		nnel – digital	input disab	led and rea	ads '0'							
bit 2	PCFG2: A	/D Port Config	guration bit –	AN2										
	1 = Pin co	onfigured as a	digital port											
	0 = Pin co	onfigured as a	n analog cha	nnel – digital	input disab	oled and rea	ads '0'							
bit 1		/D Port Config	•	AN1										
		onfigured as a	• •	مهنده المعند	المعادمة والمعاد									
L:1.0		onfigured as a	-	-	input disab	lied and rea	ads 0							
bit 0		/D Port Config onfigured as a	-	ANU										
		onfigured as a		nnel – digital	input disab	led and rea	ads '0'							
	• • • • • • •	angu ou uo u	in analog one	ungitat	put ulous									
	Legend:													
	R = Reada	able bit	W = Writa	able bit	U = Unimp	olemented	bit, read as	'0'						
	-n = Value	at POR	'1' = Bit is	set	'0' = Bit is	cleared	x = Bit i	s unknown						
	L													

REGISTER 17-3:	ADCON2:	A/D CONT	ROL REG	ISTER 2				
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
	bit 7							bit 0
bit 7		Result For	mat Select t	bit				
	1 = Right ju 0 = Left jus							
bit 6	,	ented: Read	d as '0'					
bit 5-3	ACQT2:AC 000 = 0 TA 001 = 2 TA 010 = 4 TA 011 = 6 TA 100 = 8 TA 101 = 12 T 110 = 16 T 111 = 20 T	D (1) D D D D A D A D	cquisition T	ime Select b	vits			
bit 2-0	000 = FOS 001 = FOS 010 = FOS 011 = FRC 100 = FOS 101 = FOS	c/2 c/8 c/32 (clock derive c/4 c/16 c/64 (clock derive If the A/D I added befo	ed from A/D ed from A/D ⁼ RC clock so	lock starts. T	or) ⁽¹⁾ or) ⁽¹⁾ ected, a dela	•	CY (instruction to b	• •

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVss), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.


The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 17-1.



The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 17.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion. To do an A/D Conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For the next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

VDD Sampling Switch VT = 0.6V $^{\wedge}$ ANx Ric ≤ 1k SS Rss ٨M CPIN ILEAKAGE VAIN CHOLD = 120 pF V⊤ = 0.6V 5 pF ± 500 nA Vss Legend: CPIN = input capacitance Vт = threshold voltage 6V 5V ILEAKAGE = leakage current at the pin due to Vdd 4V various junctions 3V RIC = interconnect resistance 2V SS = sampling switch CHOLD = sample/hold capacitance (from DAC) + + + + Rss = sampling switch resistance 5 6 7 8 9 10 11 Sampling Switch (kΩ)

FIGURE 17-2: ANALOG INPUT MODEL

17.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 17-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the		
	holding capacitor is disconnected from the							
	input p	in.						

To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution. Example 17-1 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V ightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

17.2 A/D VREF+ and VREF- References

If external voltage references are used instead of the internal AVDD and AVss sources, the source impedance of the VREF+ and VREF- voltage sources must be considered. During acquisition, currents supplied by these sources are insignificant. However, during conversion, the A/D module sinks and sources current through the reference sources.

In order to maintain the A/D accuracy, the voltage reference source impedances should be kept low to reduce voltage changes. These voltage changes occur as reference currents flow through the reference source impedance. The maximum recommended impedance of the VREF+ and VREF- external reference voltage sources is 250Ω .

EQUATION 17-1: ACQUISITION TIME

- TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
 - = TAMP + TC + TCOFF

EQUATION 17-2: A/D MINIMUM CHARGING TIME

VHOLD =	$(\Delta VREF - (\Delta VREF/2048)) \bullet (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})$
or	

TC = $-(CHOLD)(RIC + RSS + RS) \ln(1/2048)$

EXAMPLE 17-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ = TAMP + TC + TCOFF	
$TAMP = 5 \mu s$	
$TCOFF = (Temp - 25^{\circ}C)(0.05 \ \mu s/^{\circ}C)$	
(50°C – 25°C)(0.05 µs/°C)	
1.25 μs	
Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 μ s.	
TC = $-(CHOLD)(RIC + RSS + RS) \ln(1/2047) \mu s$	
-(120 pF) (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004883) μ s	
9.61 µs	
TACQ = $5 \mu s + 1.25 \mu s + 9.61 \mu s$	
12.86 µs	

17.3 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable <u>acquisition</u> time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

17.4 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2 μ s, see parameter 130 for more information).

Table 17-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency								
Operation	ADCS2:ADCS0	PIC18F1220/1320	PIC18LF1220/1320 ⁽⁴⁾							
2 Tosc	000	1.25 MHz	666 kHz							
4 Tosc	100	2.50 MHz	1.33 MHz							
8 Tosc	001	5.00 MHz	2.66 MHz							
16 Tosc	101	10.0 MHz	5.33 MHz							
32 Tosc	010	20.0 MHz	10.65 MHz							
64 Tosc	110	40.0 MHz	21.33 MHz							
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾							

TABLE 17-1: TAD vs. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of 4 μ s.

2: The RC source has a typical TAD time of $6 \mu s$.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

4: Low-power devices only.

17.5 Operation in Low-Power Modes

The selection of the automatic acquisition time and the A/D conversion clock is determined, in part, by the low-power mode clock source and frequency while in a low-power mode.

If the A/D is expected to operate while the device is in a low-power mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the low-power mode clock that will be used. After the low-power mode is entered (either of the Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same low-power mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding low-power (ANY)_IDLE mode during the conversion.

If the low-power mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Low-Power Sleep mode requires the A/D RC clock to be selected. If bits, ACQT2:ACQT0, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Low-Power Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

17.6 Configuring Analog Port Pins

The ADCON1, TRISA and TRISB registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

17.7 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Low-Power Sleep mode before the conversion begins.

Figure 17-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 17-3: A/D CONVERSION TAD CYCLES (Acqt<2:0> = 000, Tacq = 0)





FIGURE 17-4: A/D CONVERSION TAD CYCLES (Acqt<2:0> = 010, Tacq = 4 TAD)



17.8 Use of the CCP1 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal

software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

GIE/ GIEH — — — OSCFIF	PEIE/ GIEL ADIF ADIE ADIP	TMR0IE RCIF RCIE RCIP	INTOIE TXIF TXIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
—	ADIE	RCIE		_					ł
_			TXIE		CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
— OSCFIF	ADIP	RCIP		—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
OSCFIF		NOI!	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
	—	_	EEIF		LVDIF	TMR3IF	_	0 0 - 0 0 -	00-00-
OSCFIE	_	_	EEIE		LVDIE	TMR3IE	_	0 0 - 0 0 -	00-00-
OSCFIP	_	_	EEIP	_	LVDIP	TMR3IP	_	11 -11-	11 -11-
VD Result	Register Hi	gh Byte						xxxx xxxx	uuuu uuuu
VD Result	Register Lo	ow Byte						xxxx xxxx	uuuu uuuu
VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0 0000	00-0 0000
_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	-000 0000
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	0-00 0000
RA7 ⁽³⁾	RA6 ⁽²⁾	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	0000 x0pp	uu0u 0000
RISA7 ⁽³⁾	TRISA6 ⁽²⁾	_	PORTA Dat	a Directior	n Register			qq-1 1111	11-1 1111
ead PORT	B pins, Wri	te LATB La	tch					xxxx xxxx	uuuu uuuu
ORTB Dat	a Direction	Register						1111 1111	1111 1111
ORTB Out	tput Data La	atch						xxxx xxxx	uuuu uuuu
	D Result CFG1 DFM A7 ⁽³⁾ ISA7 ⁽³⁾ ISA7 ⁽³⁾ ad PORT RTB Dat	D Result Register Lo CFG1 VCFG0 — PCFG6 DFM — (A7 ⁽³⁾ RA6 ⁽²⁾ ISA7 ⁽³⁾ TRISA6 ⁽²⁾ ad PORTB pins, Wri RTB Data Direction RTB Output Data La	PCFG6 PCFG5 DFM — ACQT2 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ ISA7 ⁽³⁾ TRISA6 ⁽²⁾ —	D Result Register Low Byte CFG1 VCFG0 — CHS2 — PCFG6 PCFG5 PCFG4 DFM — ACQT2 ACQT1 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4 ISA7 ⁽³⁾ TRISA6 ⁽²⁾ — PORTA Date ad PORTB pins, Write LATB Latch RTB Data Direction Register RTB Output Data Latch RTB Output Data Latch	D Result Register Low Byte CFG1 VCFG0 — CHS2 CHS1 — PCFG6 PCFG5 PCFG4 PCFG3 DFM — ACQT2 ACQT1 ACQT0 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4 RA3 ISA7 ⁽³⁾ TRISA6 ⁽²⁾ — PORTA Data Direction ad PORTB pins, Write LATB Latch RTB Data Direction Register RTB Output Data Latch RTB Output Data Latch	D Result Register Low Byte CFG1 VCFG0 — CHS2 CHS1 CHS0 — PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 DFM — ACQT2 ACQT1 ACQT0 ADCS2 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4 RA3 RA2 ISA7 ⁽³⁾ TRISA6 ⁽²⁾ — PORTA Data Direction Register ad PORTB pins, Write LATB Latch RTB Data Direction Register RTB Output Data Latch RTB Output Data Latch	D Result Register Low Byte CFG1 VCFG0 — CHS2 CHS1 CHS0 GO/DONE — PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 DFM — ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4 RA3 RA2 RA1 ISA7 ⁽³⁾ TRISA6 ⁽²⁾ — PORTA Data Direction Register ad PORTB pins, Write LATB Latch RTB Data Direction Register	D Result Register Low Byte CFG1 VCFG0 — CHS2 CHS1 CHS0 GO/DONE ADON — PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0 DFM — ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 ADCS0 A7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4 RA3 RA2 RA1 RA0 ISA7 ⁽³⁾ TRISA6 ⁽²⁾ — PORTA Data Direction Register ADORTB pins, Write LATB Latch RTB Data Direction Register ADCS0 ADCS0 ADCS0 ADCS0	D Result Register Low Byte xxxx xxxx <th< td=""></th<>

TABLE 17-2:SUMMARY OF A/D REGISTERS

 $\label{eq:legend: x = unknown, u = unchanged, q = depends on CONFIG1H<3:0>, - = unimplemented, read as `0`. Shaded cells are not used for A/D conversion.}$

Note 1: RA5 port bit is available only as an input pin when the MCLRE bit in the configuration register is '0'.

2: RA6 and TRISA6 are available only when the primary oscillator mode selection offers RA6 as a port pin; otherwise, RA6 always reads '0', TRISA6 always reads '1' and writes to both are ignored (see CONFIG1H<3:0>).

3: RA7 and TRISA7 are available only when the internal RC oscillator is configured as the primary oscillator in CONFIG1H<3:0>; otherwise, RA7 always reads '0', TRISA7 always reads '1' and writes to both are ignored.

18.0 LOW-VOLTAGE DETECT


In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks", before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.


This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software, which minimizes the current consumption for the device. Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB – TA, is the total time for shutdown.

The block diagram for the LVD module is shown in Figure 18-2 (following page). A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.


Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).






PIC18F1220/1320

FIGURE 18-2: LOW-VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, LVDL3:LVDL0, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 18-3). This gives users flexibility, because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





18.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

REGISTER 18-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1110 = 4.04V-5.15V
 - 1101 = 3.76V-4.79V
 - 1100 = 3.58V-4.56V
 - 1011 = 3.41V-4.34V
 - 1010 = 3.23V-4.11V
 - 1001 = 3.14V-4.00V
 - 1000 = 2.96V-3.77V
 - 0111 = 2.70V-3.43V
 - 0110 = 2.53V-3.21V
 - 0101 = 2.43V-3.10V
 - 0100 = 2.25 V-2.86 V
 - 0011 = 2.16V-2.75V
 - 0010 = 1.99V-2.53V
 - 0001 = Reserved
 - 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

18.2 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 18-4 shows typical waveforms that the LVD module may be used to detect.



18.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter 36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 18-4.

18.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter D022B.

18.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

18.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

PIC18F1220/1320

NOTES:

19.0 SPECIAL FEATURES OF THE CPU

PIC18F1220/1320 devices include several features intended to maximize system reliability, minimize cost through elimination of external components and offer code protection. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

Several oscillator options are available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. These are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F1220/1320 devices have a Watchdog Timer, which is either permanently enabled via the configuration bits, or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate configuration register bits.

19.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointing to the configuration register, sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FSCM			FOSC3	FOSC2	FOSC1	FOSC0	11 1111
300002h	CONFIG2L	—	—	—	—	BORV1	BORV0	BOR	PWRTEN	1111
300003h	CONFIG2H	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDT	1 1111
300005h	CONFIG3H	MCLRE	_	_	_	_	_	_	_	1
300006h	CONFIG4L	DEBUG	_	_	_	_	LVP	—	STVR	11-1
300008h	CONFIG5L	—	_	_	_	_	_	CP1	CP0	11
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	_	11
30000Ah	CONFIG6L	_	—	_				WRT1	WRT0	11
30000Bh	CONFIG6H	WRTD	WRTB	WRTC						111
30000Ch	CONFIG7L		_					EBTR1	EBTR0	11
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_		_	-1
3FFFFEh	DEVID1 ⁽¹⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(1)
3FFFFFh	DEVID2 ⁽¹⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0111

 TABLE 19-1:
 CONFIGURATION BITS AND DEVICE IDS

 $\label{eq:Legend: Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.$

Note 1: See Register 19-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

PIC18F1220/1320

REGISTER 19-1:	CONFIG1	H: CONFIG	URATION	REGISTE	R 1 HIGH (E	BYTE ADD	RESS 3000)01h)		
	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1		
	IESO	FSCM	_		FOSC3	FOSC2	FOSC1	FOSC0		
	bit 7							bit 0		
bit 7	IESO: Inter	nal Externa	Switchover	bit						
		1 = Internal External Switchover mode enabled0 = Internal External Switchover mode disabled								
bit 6	FSCM: Fail	-Safe Clock	Monitor En	able bit						
		afe Clock Mo								
		afe Clock Mo		ed						
bit 5-4	Unimplem	ented: Read	d as '0'							
bit 3-0	FOSC<3:0	Secillator	Selection b	its						
	<pre>11xx = External RC oscillator, CLKO function on RA6 1001 = Internal RC oscillator, CLKO function on RA6 and port function on RA7 1000 = Internal RC oscillator, port function on RA6 and port function on RA7</pre>									
		ernal RC os								
					uency = 4 x F	OSC1)				
		oscillator, p								
	0100 = EC 0010 = HS	oscillator, C								
	0001 = XT									
	0000 = LP	oscillator								
	Legend:									

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	—	_	—	BORV1	BORV0	BOR	PWRTEN
bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
 - 11 = Reserved
 - 10 = VBOR set to 2.7V
 - 01 = VBOR set to 4.2V
 - 00 = VBOR set to 4.5V
- bit 1 BOR: Brown-out Reset Enable bit⁽¹⁾
 - 1 = Brown-out Reset enabled
 - 0 = Brown-out Reset disabled
- bit 0 **PWRTEN:** Power-up Timer Enable bit⁽¹⁾
 - 1 = PWRT disabled
 - 0 = PWRT enabled
 - **Note 1:** The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

Legend:

Legena.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

PIC18F1220/1320

REGISTER 19-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDTPS<3:0>: Watchdog Timer Postscale Select bits

1111	= 1:32,768
1110	= 1:16,384
1101	= 1:8,192
1100	= 1:4,096
1011	= 1:2,048
1010	= 1:1,024
1001	= 1:512
1000	= 1:256
0111	= 1:128
0110	= 1:64
0101	= 1:32
0100	= 1:16
0011	= 1:8
0010	= 1:4
0001	= 1:2
0000	= 1:1
	Watahdaa

bit 0 WDT: Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:

Legenu.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0						
MCLRE	—	—	—	—	—	-	—
bit 7							bit 0

bit 7 MCLRE: MCLR Pin Enable bit

 $1 = \overline{MCLR}$ pin enabled, RA5 input pin disabled

0 = RA5 input pin enabled, MCLR disabled

bit 6-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	_	—	—	_	LVP	—	STVR
bit 7							bit 0

bit 7 **DEBUG:** Background Debugger Enable bit (see note)

1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins

0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug

bit 6-3 Unimplemented: Read as '0'

- bit 2 LVP: Low-Voltage ICSP Enable bit
 - 1 = Low-Voltage ICSP enabled
 - 0 = Low-Voltage ICSP disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 STVR: Stack Full/Underflow Reset Enable bit
 - 1 = Stack full/underflow will cause Reset
 - 0 = Stack full/underflow will not cause Reset

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

Note: The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.
 When using the Timer1 oscillator, In-Circuit Serial Programming (ICSP) may not function correctly (high voltage or low voltage), or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.
 If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

PIC18F1220/1320

					•			-
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
	—	—	—	—	_		CP1	CP0
	bit 7							bit (
bit 7-2	Unimplemen	ted: Read	d as '0'					
bit 1	CP1: Code P	rotection	bit (PIC18F1	320)				
	1 = Block 1 (0	001000-00	01FFFh) not	code-protec	ted			
	0 = Block 1 (0	= Block 1 (001000-001FFFh) code-protected						
bit 0	CP0: Code P	CP0: Code Protection bit (PIC18F1320)						
	1 = Block 0 (0		,	•	ed			
	0 = Block 0 (0	0 = Block 0 (00200-000FFFh) code-protected						
bit 1		CP1: Code Protection bit (PIC18F1220)						
		1 = Block 1 (000800-000FFFh) not code-protected						
	0 = Block 1 (000800-000FFFh) code-protected							
bit 0	CP0: Code Protection bit (PIC18F1220)							
	1 = Block 0 (000200-0007FFh) not code-protected							
0 = Block 0 (000200-0007FFh) code-protected								
	Legend:							
	R = Readabl	o hit	C = Clear	abla hit	II – I Inir	nnlamantad	bit, read as	' ∩'
						•		
	-n = Value w	ien uevic	e is unprogra	ammeu	u = Oncr	langeu nom	programme	u siale

REGISTER 19-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

REGISTER 19-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—	-	—
bit 7							bit 0

bit 7 CPD: Data EEPROM Code Protection bit

- 1 = Data EEPROM not code-protected
- 0 = Data EEPROM code-protected

bit 6 **CPB:** Boot Block Code Protection bit

- 1 = Boot Block (000000-0001FFh) not code-protected
- 0 = Boot Block (000000-0001FFh) code-protected

bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

u = Unchanged from programmed state

REGISTER 19-8:	8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)							0Ah)	
	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1	
	—		—	—	—	—	WRT1	WRT0	
	bit 7							bit 0	
bit 7-2	Unimpleme	ented: Read	as '0'						
bit 1	WRT1: Writ	e Protection	bit (PIC18F	1320)					
		 1 = Block 1 (001000-001FFFh) not write-protected 0 = Block 1 (001000-001FFFh) write-protected 							
bit 0	WRT0: Write Protection bit (PIC18F1320)								
	 1 = Block 0 (00200-000FFFh) not write-protected 0 = Block 0 (00200-000FFFh) write-protected 								
bit 1	WRT1: Write Protection bit (PIC18F1220)								
bit 1	1 = Block 1 (000800-000FFFh) not write-protected								
	0 = Block 1 (000800-000FFFh) write-protected								
bit 0	WRT0: Write Protection bit (PIC18F1220)								
	1 = Block 0 (000200-0007FFh) not write-protected								
	0 = Block 0 (000200-0007FFh) write-protected								
	Legend:								
	R = Readal	ole bit	P = Progra	mmable bit	U = Unim	plemented	bit, read as	'0'	

REGISTER 19-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

_	R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
	WRTD	WRTB	WRTC	—	—	—	_	—
-	bit 7							bit 0

bit 7 WRTD: Data EEPROM Write Protection bit

1 = Data EEPROM not write-protected

-n = Value when device is unprogrammed

0 = Data EEPROM write-protected

bit 6 WRTB: Boot Block Write Protection bit

- 1 = Boot Block (000000-0001FFh) not write-protected
- 0 = Boot Block (000000-0001FFh) write-protected

bit 5 WRTC: Configuration Register Write Protection bit

1 = Configuration registers (300000-3000FFh) not write-protected

0 = Configuration registers (300000-3000FFh) write-protected

Note: This bit is read-only in normal execution mode; it can be written only in Program mode.

bit 4-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

					-					
	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1		
	—	—	—	—	—	—	EBTR1	EBTR0		
	bit 7							bit (
bit 7-2	Unimpleme	ented: Rea	d as '0'							
bit 1	EBTR1: Ta	ble Read Pi	rotection bit	(PIC18F132	0)					
	1 = Block 1	(001000-00	01FFFh) not	protected fr	om table rea	ads executed	d in other blo	ocks		
							other blocks			
bit 0	EBTR0: Ta	EBTR0: Table Read Protection bit (PIC18F1320)								
	1 = Block 0	= Block 0 (00200-000FFFh) not protected from table reads executed in other blocks								
) DFFFh) prote							
bit 1	EBTR1: Table Read Protection bit (PIC18F1220)									
	1 = Block 1 (000800-000FFFh) not protected from table reads executed in other blocks									
	0 = Block 1	(000800-0	00FFFh) pro	tected from	table reads (executed in	other blocks			
bit 0	EBTR0: Ta	ble Read Pi	rotection bit	(PIC18F122	0)					
	1 = Block 0	(000200-0	007FFh) not	protected fr	om table rea	ds executed	d in other blo	ocks		
	0 = Block 0	0 = Block 0 (000200-0007FFh) protected from table reads executed in other blocks								
	Legend:									
	R = Reada	ble bit	P = Progr	ammable bi	t U = Unii	mplemented	l bit, read as	'0'		
	-n = Value	when devic	e is unprogra	ammed	u = Unc	hanged fron	n programme	ad state		

REGISTER 19-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

REGISTER 19-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
_	EBTRB	—	—	—	—	_	—
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6 EBTRB: Boot Block Table Read Protection bit

> 1 = Boot Block (000000-0001FFh) not protected from table reads executed in other blocks 0 = Boot Block (000000-0001FFh) protected from table reads executed in other blocks

Unimplemented: Read as '0' bit 5-0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F1220/1320 DEVICES

	R	R	R	R	R	R	R	R
ſ	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
-	bit 7							bit 0

bit 7-5 **DEV2:DEV0:** Device ID bits

111 = PIC18F1220

110 = PIC18F1320

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F1220/1320 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0000 0111 = PIC18F1220/1320 devices

Note: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:

Logonal		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

19.2 Watchdog Timer (WDT)

For PIC18F1220/1320 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: execute a SLEEP or CLRWDT instruction, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.


Adjustments to the internal oscillator clock period using the OSCTUNE register also affect the period of the WDT by the same factor. For example, if the INTRC period is increased by 3%, then the WDT period is increased by 3%.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed the postscaler count will be cleared.

19.2.1 CONTROL REGISTER

Register 19-14 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only if the configuration bit has disabled the WDT.





REGISTER 19-14: WDTCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note: This bit has no effect if the configuration bit, WDTEN (CONFIG2H<0>), is enabled.

Legend:					
R = Readable bit	W = Writable bit	-n = Value at POR			
U = Unimplemented bit, read as '0'					

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	_	—	WDTPS3	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_	_	RI	TO	PD	POR	BOR
WDTCON	—	-	—		_	_	_	SWDTEN

TABLE 19-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Legend: Shaded cells are not used by the Watchdog Timer.

19.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO bit in Configuration Register 1H (CONFIG1H<7>).

Two-Speed Start-up is available only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up is disabled.


When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IFRC2:IFRC0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IFRC2:IFRC0 prior to entering Sleep mode. In all other power managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

19.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power managed modes, including serial SLEEP instructions (refer to **Section 3.1.3 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bit settings and issue SLEEP commands before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the system clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the system clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




19.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation, in the event of an external oscillator failure, by automatically switching the system clock to the internal oscillator block. The FSCM function is enabled by setting the Fail-Safe Clock Monitor Enable bit, FSCM (CONFIG1H<6>).

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide an instant backup clock in the event of a clock failure. Clock monitoring (shown in Figure 19-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral system clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the system clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 19-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the system clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the Fail-Safe condition); and
- the WDT is reset.

Since the postscaler frequency from the internal oscillator block may not be sufficiently stable, it may be desirable to select another clock configuration and enter an alternate power managed mode (see Section 19.3.1 "Special Considerations for Using Two-Speed Start-up" and Section 3.1.3 "Multiple Sleep Commands" for more details). This can be done to attempt a partial recovery, or execute a controlled shutdown.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IFRC2:IFRC0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IFRC2:IFRC0 prior to entering Sleep mode.

Adjustments to the internal oscillator block, using the OSCTUNE register, also affect the period of the FSCM by the same factor. This can usually be neglected, as the clock frequency being monitored is generally much higher than the sample clock frequency.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

19.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

19.4.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe condition is terminated by either a device Reset, or by entering a power managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the system clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock system source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power managed mode is entered.

Entering a power managed mode by loading the OSCCON register and executing a SLEEP instruction will clear the Fail-Safe condition. When the Fail-Safe condition is cleared, the clock monitor will resume monitoring the peripheral clock.

19.4.3 FSCM INTERRUPTS IN POWER MANAGED MODES

As previously mentioned, entering a power managed mode clears the Fail-Safe condition. By entering a power managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe monitoring of the power managed clock source resumes in the power managed mode.

If an oscillator failure occurs during power managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, the device will not exit the power managed mode on oscillator failure. Instead, the device will continue to operate as before, but clocked by the INTOSC multiplexer. While in Idle mode, subsequent interrupts will cause the CPU to begin executing instructions while being clocked by the INTOSC multiplexer. The device will not transition to a different clock source until the Fail-Safe condition is cleared.




FIGURE 19-4: FSCM TIMING DIAGRAM

19.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or Low-Power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source Note: The same logic that prevents false oscillator failure interrupts on POR or wake from Sleep will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 19.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power managed mode while waiting for the primary system clock to become stable. When the new powered managed mode is selected, the primary clock is disabled.

19.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC devices.

The user program memory is divided into three blocks. One of these is a boot block of 512 bytes. The remainder of the memory is divided into two blocks on binary boundaries. Each of the three blocks has three protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 19-5 shows the program memory organization for 4 and 8-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 19-3.

FIGURE 19-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F1220/1320

Block Code		MEMORY S	ZE/DEVICE		Block Code
Protection Controlled By:	Address		8 Kbytes (PIC18F1320)	Address Range	Protection Controlled By:
CPB, WRTB, EBTRB	000000h 0001FFh	Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
CP0, WRT0, EBTR0	000200h 0007FFh	Block 0	Block 0	000200h	CP0, WRT0, EBTR0
CP1, WRT1, EBTR1	000800h 000FFFh	Block 1		000FFFh	
	001000h		Block 1	001000h	CP1, WRT1, EBTR1
(Unimplemented Memory Space)		Unimplemented Read '0's		001FFFh 002000h	
			Unimplemented Read '0's		(Unimplemented Memory Space)
	1FFFFFh			1FFFFFh	

TABLE 19-3: SUMMARY OF CODE PROTECTION REGISTERS


File I	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	—	_	—	—	_	CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	_	_	—	_	_
30000Ah	CONFIG6L	—	—	—	_	_	—	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_	—	_	_
30000Ch	CONFIG7L	_	—	_			_	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_


Legend: Shaded cells are unimplemented.

19.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to, or written from, any location using the table read and table write instructions. The device ID may be read with table reads. The configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 19-6 through 19-8 illustrate table write and table read protection. Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full Chip Erase or Block Erase function. The full Chip Erase and Block Erase functions can only be initiated via ICSP or an external programmer.









FIGURE 19-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED: PIC18F1320





19.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM, regardless of the protection bit settings.

19.5.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write-protected. The WRTC bit controls protection of the configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

19.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code-protected.

19.7 In-Circuit Serial Programming

PIC18F1220/1320 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed (see Table 19-4).

Note:	The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.			
	When using the Timer1 oscillator, In-Circuit Serial Programming (ICSP) may not function correctly (high voltage or low voltage), or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.			
	If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead), or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.			

TABLE 19-4: ICSP/ICD CONNECTIONS

Signal	Pin	Notes
PGD	RB7/PGD/T1OSI/ P1D/KBI3	Shared with T1OSC – protect crystal
PGC	RB6/PGC/T1OSO/ T13CKI/P1C/KBI2	Shared with T1OSC – protect crystal
MCLR	MCLR/Vpp/RA5	
Vdd	Vdd	
Vss	Vss	
PGM	RB5/PGM/KBI1	Optional – pull RB5 low is LVP enabled

19.8 In-Circuit Debugger

When the DEBUG bit in configuration register, CONFIG4L, is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 19-5 shows which resources are required by the background debugger.

TABLE 19-5: DEBUGGER RESOURCES

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies (see the note following **Section 19.7 "In-Circuit Serial Programming"** for more information).

19.9 Low-Voltage ICSP Programming

The LVP bit in configuration register, CONFIG4L, enables Low-Voltage Programming (LVP). When LVP is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RA5 pin, but the RB5/PGM/KB11 pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

LVP is enabled in erased devices.

<u>While</u> programming using LVP, VDD is applied to the MCLR/VPP/RA5 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
 - 2: When Low-Voltage Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - 3: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Low-Voltage Programming mode will not be used, the LVP bit can be cleared and RB5/PGM/KBI1 becomes available as the digital I/O pin RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RA5 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased, using either a Block Erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a Block Erase is required. If a Block Erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

NOTES:

20.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC instruction sets.

Most instructions are a single program memory word (16 bits), but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 20-1 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 20-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 20-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 20-1, lists the instructions recognized by the Microchip Assembler (MPASMTM). **Section 20.2** "Instruction **Set**" provides a description of each instruction.

20.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "BCF PORTB, 1" instruction will read PORTB, clear bit 1 of the data, then write the result back to PORTB. The read operation would have the unintended result that any condition that sets the RBIF flag would be cleared. The R-M-W operation may also copy the level of an input pin to its corresponding output latch.

TABLE 20-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit
	d = 0: store result in WREG d = 1: store result in file register f
dest	Destination either the WREG register or the specified register file location.
f	8-bit register file address (0x00 to 0xFF).
fs	12-bit register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
	The mode of the TBLPTR register for the table read and table write instructions.
mm	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
* _	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for
	call/branch and return instructions.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or unchanged.
WREG	Working register (accumulator).
x	Don't care ('0' or '1').
	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microsoftic activate tools
משת ז תש	Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a program memory location). 8-bit Table Latch.
TABLAT	Top-of-Stack.
TOS	
PC PCL	Program Counter. Program Counter Low Byte.
РСН	Program Counter High Byte.
PCH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
GIE	Global Interrupt Enable bit.
WDT TO	Watchdog Timer. Time-out bit.
PD	Power-down bit.
C, DC, Z, OV, N	
[]	Optional.
()	Contents.
	Assigned to.
\rightarrow	Register bit field.
< >	In the set of.
e italiga	User defined term (font is Courier).
italics	

FIGURE 20-1: GENERAL FORMAT FOR INSTRUCTIONS

FIGURE 20-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15109870 $OPCODE$ daf (FILE #)d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15 12 11 0 OPCODE f (Source FILE #) 15 12 11 0 1111 f (Destination FILE #) f = 12-bit file register address	MOVFF MYREG1, MYREG2
	Bit-oriented file register operations	
	15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #) b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 0 to force Access Bank	BSF MYREG, bit, B
	a = 1 for BSR to select bank f = 8-bit file register address	
	Literal operations 15 8 7 0 OPCODE k (literal) k = 8-bit immediate value	MOVLW 0x7F
	CALL, GOTO and Branch operations	
	15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal)	GOTO Label
	n = 20-bit immediate value	
	15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0	CALL MYFUNC
	15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal) 10	BC MYFUNC

TABLE 20-1: PIC18FXXXX INSTRUCTION SET

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notos
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ΄	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1		00da	ffff	ffff	Z. N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2		ffff	ffff	ffff	None	
	·s, ·u	f _d (destination) 2nd word			ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1		111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1		001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1.2
RLCF	f, d, a	Rotate Left f through Carry	1		01da	ffff	ffff	C, Z, N	.,_
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1		00da	ffff	ffff	C, Z, N	.,_
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff		
SETF	f, a	Set f	1	0110	100a	ffff	ffff	,	
SUBFWB	f, d, a	Subtract f from WREG with	1		01da	ffff	ffff	C, DC, Z, OV, N	1 2
	1, u, u	borrow	1	0101	orua		LLLL	0, 00, 2, 00, 1	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB		Subtract WREG from f with	1		10da	ffff	ffff	C, DC, Z, OV, N	1 2
SOBWI B	1, u, a	borrow	1	0101	IUua	LLLL	LLLL	C, DC, Z, OV, N	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	4 1, 2
XORWF		· · · ·	1 (2 01 3)		1011a 10da	ffff	ffff	Z, N	1, Z
	f, d, a	Exclusive OR WREG with f	I	0001	IUda	IIII	IIII	Ζ, Ν	
								.	
BCF	f, b, a	Bit Clear f	1		bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba	ffff	ffff	None	1, 2
BTFSC		Bit Test f, Skip if Clear	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic,		Description	Cycles	16-E	Bit Instr	uction V	Vord	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	NOTES
CONTROL	OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
ΒZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT		Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW		Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP		No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	s	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP		Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 20-1: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 20-1:	PIC18FXXXX INSTRUCTION SET (CONTINUED)
-------------	----------------------------------------

			,,						
Mnem	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	110163
LITERAL	OPERA	FIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY ←	PROGRAM MEMORY OPERAT	IONS						
TBLRD*		Table read	2	0000	0000	0000	1000	None	
TBLRD*+		Table read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

20.2 Instruction Set

ADD	DLW	ADD liter	al to W					
Synt	ax:	[label] A	[<i>label</i>] ADDLW k					
Ope	rands:	$0 \le k \le 25$	55					
Ope	ration:	(W) + k –	→ W					
Statu	us Affected:	N, OV, C,	DC, Z					
Enco	oding:	0000	1111	kkk	k	kkkk		
Des	cription:	The conte 8-bit litera placed in	al 'k' and					
Wor	ds:	1						
Cycl	es:	1						
QC	cycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'k'	Proce Dat		Wi	rite to W		
	mple: Before Instru W = After Instruct W =	ction 0x10	0x15					

ADDWF	ADD W to	o f					
Syntax:	[label] A	[<i>label</i>] ADDWF f [,d [,a]]					
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5					
Operation:	(W) + (f) -	\rightarrow dest					
Status Affected:	N, OV, C,	DC, Z					
Encoding:	0010	01da	fff	f	ffff		
Description:	ription: Add W to register 'f'. If 'd' is '0', result is stored in W. If 'd' is '1', result is stored back in register (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1 the BSR is used.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3		Q4		
Decode	Read register 'f'	Proce Dat		•	Vrite to stination		
Example:	ADDWF	REG,	W				
Before Instru	iction						
W REG	= 0x17 = 0xC2						
After Instruct	tion						

ADDWFC		ADD W ar	nd Carry	bit to f				
Syntax:		[<i>label</i>] ADDWFC f [,d [,a]]						
Operands:		0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Operation:		(W) + (f) +	$(C) \rightarrow d$	est				
Status Affe	cted:	N, OV, C,	DC, Z					
Encoding:		0010	00da	ffff	ffff			
Description	:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden.						
Words:		1						
Cycles:		1						
Q Cycle A	ctivity:							
Q	1	Q2	Q3		Q4			
Dece	ode	Read register 'f'	Proces Data		rite to tination			
Example:		ADDWFC	REG,	W				
Before	Instru	ction						
	arry bit EG	= 1 = 0x02 = 0x4D						
	nstruct arry bit EG							

ANDLW	AND liter	al with V	W		
Syntax: [label] ANDLW k					
Operands:	$0 \le k \le 25$	5			
Operation:	(W) .AND	$k \to W$			
Status Affected:	N, Z				
Encoding:	0000	1011	kk}	ck	kkkk
Description: Words:	the 8-bit li placed in ^v 1		The	resu	ılt is
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3		Q4
Decode	Read literal 'k'	Proce Dat		W	rite to W
Example:	ANDLW	0x5F			
Before Instru	uction				

W	=	0xA3									
After Instru	After Instruction										
W	=	0x03									

nnnn

ANDWF	AND W wi	th f		вс		Branch if	Carry		
Syntax:	[label] Al	NDWF f	[,d [,a]]	Synt	ax:	[label] B	C n		
Operands:	0 ≤ f ≤ 255			Ope	Operands:		127		
	d ∈ [0,1] a ∈ [0,1]			Ope	ration:	•	if Carry bit is '1' (PC) + 2 + 2n \rightarrow PC		
Operation:	(W) .AND.	(f) \rightarrow dest		Statu	us Affected:	None			
Status Affected:	N, Z			Enco	oding:	1110	0010 nn:	nn n	
Encoding:	0001	01da ff	ff ffff		cription:	If the Carr	y bit is '1', th	en the	
Description:	register 'f'. stored in W stored bac If 'a' is '0', selected. If	If 'd' is '0', /. If 'd' is '1' k in registe				added to t have incre instruction PC + 2 + 2	vill branch. Implement n he PC. Since mented to fe a, the new ad cn. This instru- e instruction	e the PC etch the dress w uction is	
Words:	1			Wor	ds:	1			
Cycles:	1			Cycl	es:	1(2)			
Q Cycle Activity:				QC	cycle Activity	:			
Q1	Q2	Q3	Q4	lf Ju	ump:				
Decode	Read	Process	Write to		Q1	Q2	Q3	Q4	
	register 'f'	Data	destination		Decode	Read literal 'n'	Process Data	Write to	
Example:	ANDWF	REG, W			No	No	No	No	
Before Instru	iction			IF NI	operation o Jump:	operation	operation	opera	
W	= 0x17				Q1	Q2	Q3	Q4	
REG	= 0xC2				Decode	Read literal	Process	No	
After Instruct					Docodo	'n'	Data	opera	
W REG	= 0x02 = 0xC2				<u>mple</u> :	HERE	BC JUMP		

		The 2's co added to t have incre instruction PC + 2 + 2	mplement num he PC. Since mented to fe the new add n. This instru- e instruction.	e the PC will the the next dress will be action is then
Vord	ds:	1		
ycl	es:	1(2)		
	ycle Activity:			
1 00	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation
f No	o Jump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation
xar	nple:	HERE	BC JUMP	
	Before Instru PC	= ad	dress (HERE)	1
	After Instruct If Carry PC If Carry PC	= 1; = ad = 0;	dress (JUMP) dress (HERE	

BCF	Bit Clear	f		
Syntax:	[<i>label</i>] E	BCF f,	b[,a]	
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	5		
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in r is '0', the selected, If 'a' = 1, ' selected a (default).	Access overridir then the	Bank will ng the BS bank will	be R value. be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Dat		Write gister 'f'
Example: Before Instru FLAG_RE After Instruct FLAG_RE	ction EG = 0 ion	FLAG_RE xC7 x47	G, 7	

BN		Branch if	Negative		
Synt	ax:	[<i>label</i>] B	Nn		
Ope	rands:	-128 ≤ n ≤	127		
Ope	ration:	if Negative (PC) + 2 +	e bit is '1' - 2n → PC		
Statu	us Affected:	None			
Enco	oding:	1110	0110 n	nnn	nnnn
		The 2's co added to t have incre instruction PC + 2 + 2	vill branch. omplement he PC. Sin emented to a, the new a 2n. This inst e instructio	ce the fetch addres tructio	e PC wil the nex ss will be
Word	ds:	1			
Cycl	es:	1(2)			
	ycle Activity:	:			
_	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Wr	ite to PC
	No	No	No		No
IF NL	operation	operation	operation	0	peration
	o Jump: Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	o	No peration
<u>Exar</u>	nple:	HERE	BN Jun	ıp	
	Before Instru	uction			
	PC	= ad	dress (HERI	Ξ)	

PC	=	address (HERE)
After Instruction		
If Negative	=	1;
РC	=	address (Jump)
If Negative	=	0;
PC	=	address (HERE + 2)

BNC		Branch if	Not Carry		BNN	I	Branch if	Not Nega	tive	
Syntax:		[<i>label</i>] B	NC n		Synt	ax:	[label] B	NN n		
Operands:		-128 ≤ n ≤	127		Ope	rands:	-128 ≤ n ≤	127		
Operation:		if Carry bit (PC) + 2 +			•	ration:	if Negative (PC) + 2 +	e bit is '0' - 2n \rightarrow PC		
Status Affect	ted:	None			State	us Affected:	None			
Encoding:		1110	0011 nni	nn nnnn	Enco	oding:	1110	0111 r	ınnn	nnnn
Description:		program w The 2's co added to the have increase instruction PC + 2 + 2	mplement nu he PC. Since mented to fe , the new ad	umber '2n' is e the PC will etch the next dress will be uction is then	Des	cription:	program v The 2's co added to t have incre instructior PC + 2 + 2	ative bit is will branch. omplement the PC. Sir emented to a, the new 2n. This ins e instructio	numb nce the fetch addres	er '2n' is e PC will the next ss will be
Words:		1			Wor	ds:	1			
Cycles:		1(2)			Cycl	es:	1(2)			
Q Cycle Act If Jump:	tivity:					ycle Activity	:			
Q1		Q2	Q3	Q4		Q1	Q2	Q3		Q4
Deco	de	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Wr	ite to PC
No		No	No	No		No	No	No		No
operat		operation	operation	operation		operation	operation	operatior	n o	peration
If No Jump:					lt N	o Jump:				. .
Q1	. 1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
Deco	de	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data		No peration
Example:		HERE	BNC Jump		Exa	<u>nple</u> :	HERE	BNN Ju	mp	
Before I PC After Ins If C	struct arry PC	= add ion = 0; = add = 1;	dress (HERE dress (Jump) dress (HERE			Before Instru PC After Instruc If Negati PC If Negati PC	= ad tion ve = 0; = ad ve = 1;	dress (HER dress (Jur dress (HER	np)	2)

BNOV	Branch if	Not Overflo	W	BNZ		Branch if	Not Zero	
Syntax:	[label] B	NOV n		Synta	ax:	[label] B	NZ n	
Operands:	-128 ≤ n ≤	127		Oper	ands:	-128 ≤ n ≤	127	
Operation:	if Overflow (PC) + 2 +			Operation	ation:	if Zero bit (PC) + 2 +		
Status Affected:	None			Statu	s Affected:	None		
Encoding:	1110	0101 nn:	nn nnnn	Enco	ding:	1110	0001 nn:	nn nnnn
Description:	program w The 2's co added to t have incre instruction PC + 2 + 2	mplement no he PC. Since mented to fe , the new ad	umber '2n' is e the PC will etch the next dress will be uction is then	Desc	ription:	program w The 2's co added to t have incre instruction PC + 2 + 2	mplement n he PC. Since mented to fe , the new ad	umber '2n' is e the PC will etch the next Idress will be uction is then
Words:	1			Word	s:	1		
Cycles:	1(2)			Cycle	es:	1(2)		
Q Cycle Activity: If Jump:	:			Q Cy If Ju	/cle Activity mp:	:		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
If No Jump:				lf No	Jump:			
Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Example:	HERE	BNOV Jump		<u>Exam</u>	nple:	HERE	BNZ Jump	
Before Instru	uction			E	Before Instru	uction		
PC		dress (HERE)		PC		dress (HERE)	
After Instruc If Overflo PC	ow = 0;	dress (Jump)	ŀ	After Instruc If Zero PC	= 0;	dress (Jump)	
lf Overflo PC		dress (HERE	+ 2)		If Zero PC	= 1; = ad	dress (HERE	+ 2)

BRA	١	Unconditi	onal Branci	า	BSF		Bit Set f		
Synt	ax:	[<i>label</i>] B	RA n		Syntax		[<i>label</i>] B	SF f,b[,a]	
Ope	rands:	-1024 ≤ n	≤ 1023		Operar	nds:	$0 \le f \le 255$	i	
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$				0≤b≤7 a∈[0,1]		
Statu	us Affected:	None			Operati	ion:	a ∈ [0,1] 1 → f 		
Enco	oding:	1101	0nnn nni	nn nnnn	-	Affected:	None		
Desc	cription:		s compleme		Encodi		1000	bbba ff	ff ffff
		have incre instruction PC + 2 + 2	PC. Since the mented to ferented to ferented to ferented to ferented to ferented and the new ad the formatter the struction.	etch the next dress will be	Descrip	U	Bit 'b' in re the Access overriding then the ba	gister 'f' is s s Bank will be the BSR va ank will be s	et. If 'a' is '0', be selected, lue. If 'a' = 1,
Word	ds:	1					per the BS	R value.	
Cycl	es:	2			Words:		1		
QC	ycle Activity:				Cycles:	:	1		
	Q1	Q2	Q3	Q4	Q Cyc	le Activity:			
	Decode	Read literal	Process	Write to PC		Q1	Q2	Q3	Q4
	No	ʻn' No	Data No	No		Decode	Read register 'f'	Process Data	Write register 'f'
	operation	operation	operation	operation					
					<u>Examp</u>	<u>le</u> :	BSF F	LAG_REG, '	7
	<u>mple</u> : Before Instru PC After Instruct PC	= ade	BRA Jump dress (HERE) dress (Jump)			fore Instru FLAG_R er Instruct FLAG_R	EG = 0x0 tion		

Syntax:[label]BTFSC f,b[,a]Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ Operation:skip if (f) = 0Status Affected:NoneEncoding:1011 bbba ffff ffffDescription:If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction fetched during the current instruction fetched during the current instruction fetched during the current instruction fetched during the BSR value. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).Words:1Cycles:1(2) Note:Note:3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q1Q2Q3Q4NoNoNoNooperationoperation operationIf skipQ1Q2Q3Q4NoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNoNo<th>BTFSC</th><th></th><th>Bit Tes</th><th>t Fil</th><th>e, Skip</th><th>if Cle</th><th>ear</th><th></th>	BTFSC		Bit Tes	t Fil	e, Skip	if Cle	ear	
$\begin{array}{cccccc} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$ Operation: skip if (f) = 0 Status Affected: None Encoding: 1011 bbba ffff ffff Description: If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No operation No No No No No Operation Oper	Syntax:		[label]	BT	FSC f,l	o[,a]		
Status Affected:NoneEncoding:1011bbbaffffffffDescription:If bit 'b' in register 'f' is 'o', then the next instruction is skipped. If bit 'b' is 'o', then the next instruction fetched during the current instruction executed instead, making this a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).Words:1Cycles:1(2) Note:Q1Q2Q3Q4ProcessNo operationIf skip:Q1Q2Q3Q4DecodeRead register 'f'Data operationIf skip:Q1Q2Q3Q1Q2Q3Q4NoNo operationNo operationIf skip:Q1Q2Q3Q1Q2Q3Q4No operationNo operationNo operationIf skip:Q1Q2Q3Q1Q2Q3Q4No operationNo operationNo operationIf skip and followed by 2-word instruction:Q1Q2Q1Q2Q3Q4No operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo C C C C C C C C C C C C <b< td=""><td>Operand</td><td>ds:</td><td>0 ≤ b ≤</td><td>7</td><td></td><td></td><td></td><td></td></b<>	Operand	ds:	0 ≤ b ≤	7				
Encoding: 1011 bba fifff fifff Description: If bit 'b' in register 'f' is 'o', then the next instruction is skipped. If bit 'b' is 'o', then the next instruction fetched during the current instruction executed instead, making this a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No peration operation operation If skip: Q1 Q2 Q3 Q4 No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q1 Q2 Q3 Q4 No operation operation operation No	Operatio	on:	skip if (f 	•) = 0			
Description: If bit 'b' in register 'f' is 'o', then the next instruction is skipped. If bit 'b' is 'o', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' is 'o', the Access Bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 (2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No register 'f' Data operation If skip: Q1 Q2 Q3 Q4 No No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation FALSE : TRUE : Before Instruction If FLAG<1> = 0; PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1;	Status A	ffected:	None					
next instruction is skipped.If bit 'b' is 'o', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).Words:1Cycles:1(2) Note:Note:3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DataoperationIf skip:Q1Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperation<	Encodin	g:	1011		bbba	ff	Ef	ffff
Words:1Cycles:1(2)Note:3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity: $Q1$ Q1Q2Q3Q4 \boxed{Decode} Read register 'f'DecodeRead register 'f'Process DataIf skip: $Q1$ Q2Q3Q4NoNoNo operationIf skip: $Q1$ Q2Q3Q4NoNoNo operationIf skip and followed by 2-word instruction: $Q1$ Q1Q2Q3Q4 $Q1$ Q2Q3Q4NoNoNo operationIf skip and followed by 2-word instruction: $Q1$ Q1Q2Q3Q4 \boxed{No} No operationNoNoNo operationNo operationNoNoNo operationNoNo operationNo operationNoNo operationNo operationExample:HEREBTFSC FLAG, 1 FALSEEtalse:: TRUEBefore Instruction PC= address (HERE)After Instruction If FLAG<1> = PCIf FLAG<1> = C0; PCPC= address (TRUE)If FLAG<1> = If FLAG<1> = I;	Descript	ion:	next ins If bit 'b' instruct and a M making 'a' is '0' selecte 'a' = 1, '	structis (c) ion f ion f ion f ion f ion f ion f this c, the d, ov ther	tion is sl i, then t fetched c executio s execut a two-c e Access verriding the ban	kippe he ne during ted ir ycle i s Ban the E k will	ed. g the liscanstea nstra k wi 3SR l be s	e current arded ad, uction. If II be value. If selected
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No register 'f' Data operation If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation Decomposition operation operation No No No No No operation operation operation PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1;	Wordo.		•	ne	DOR Vall	ie (u	elau	n.).
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	A otivity (
$\begin{tabular}{ c c c c c c } \hline register 'f' & Data & operation \\ \hline register 'f' & Data & operation \\ \hline If skip: & & & & \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline No & No & No & operation \\ \hline operation & operation & operation \\ \hline If skip and followed by 2-word instruction: & & \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline \hline PC & = address (HERE) \\ \hline After Instruction \\ \hline If FLAG<1> = 0; \\ PC & = address (TRUE) \\ \hline If FLAG<1> = 1; \\ \hline \end{tabular}$	Q Cycle		Q2		Q3			Q4
If skip: $\begin{array}{c c c c c c c c c c c c c c c c c c c $	[Decode		'f'			ор	-
$\begin{tabular}{ c c c c c c c } \hline No & No & No & operation & op$	If skip:							
$\begin{tabular}{ c c c c c c } \hline \end{tabular} & tabula$		Q1	Q2		Q3			Q4
If skip and followed by 2-word instruction: $\begin{array}{c c c c c c } Q1 & Q2 & Q3 & Q4 \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline No & No & No & No \\ \hline operation & operation & operation \\ \hline No & operation & operation & operation \\ \hline \end{array}$			-		-			-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							ор	beration
No No No No operation operation operation operation No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE BTFSC FLAG, 1 FALSE : TRUE TRUE : Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1;	li skip e	_	•	/010		011.		04
operation operation operation operation No No No No No operation operation operation operation operation Example: HERE BTFSC FLAG, 1 FALSE : TRUE : Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 0; If FLAG<1> = 1; .								
No No No No operation operation operation operation Example: HERE BTFSC FLAG, 1 FALSE : TRUE : Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> =	о			on		ion	ор	
$\begin{array}{rcl} \hline Example: & \text{HERE} & \text{BTFSC} & \text{FLAG}, 1 \\ & & \text{FALSE} & : \\ & & \text{TRUE} & : \end{array}$ Before Instruction $\begin{array}{rcl} PC & = & \text{address} & (\text{HERE}) \end{array}$ After Instruction $\begin{array}{rcl} \text{If FLAG<1>} & = & 0; \\ PC & = & \text{address} & (\text{TRUE}) \\ \text{If FLAG<1>} & = & 1; \end{array}$		No						No
$\begin{array}{rcl} FALSE & : \\ TRUE & : \end{array} \\ \hline \\ Before Instruction \\ PC & = & address (HERE) \\ \hline \\ After Instruction \\ If FLAG<1> & = & 0; \\ PC & = & address (TRUE) \\ If FLAG<1> & = & 1; \end{array}$	0	peration	operatio	on	operat	on	ор	peration
PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1;	<u>Example</u>	<u>9</u> :	FALSE	:	FSC	FLAG	, 1	
If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1;		PC	=	add	ress (HEI	RE)		
	Afte	If FLAG< PC	1> = =	add 1;				

BTFSS	Bit Test Fi	le, Skip if Se	t
Syntax:	[label] BT	FSS f,b[,a]	
Operands:	$0 \le f \le 255$		
	0 ≤ b < 7		
	a ∈ [0,1]		
Operation:	skip if (f 	>) = 1	
Status Affected:	None		
Encoding:	1010	bbba ff	ff ffff
Description:	lf bit 'b' in r	egister 'f' is ':	1', then the
		ction is skippe	
		L', then the n	
		fetched durin execution is (•
		is executed in	
		a two-cycle i	
		e Access Bar	
		verriding the l In the bank wil	
		BSR value (d	
Words:	1	, , , , , , , , , , , , , , , , , , ,	,
Cycles:	1(2)		
e yeleel	· · ·	ycles if skip a	and followed
	by	a 2-word inst	truction.
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read	Process	No
lf skip:	register 'f'	Data	operation
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and follow	ed by 2-word	instruction:	
Q1	Q2	Q3	Q4
No	No	No	No
operation No	operation No	operation No	operation No
operation	operation	operation	operation
Example:	HERE BI FALSE :	FSS FLAG	, 1
	TRUE :		
Before Instru	ction		
PC	= add	ress (HERE)	
After Instruct			
If FLAG< PC	- /	ress (FALSE)	
FU	– auu	IC33 (FALSE)	
If FLAG< PC	1> = 1;	ress (TRUE)	

BTG	ì	Bit Toggl	e f		
Synt	ax:	[<i>label</i>] B	STG f,b[,a	1]	
Ope	rands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]	5		
Ope	ration:	$(\overline{f} < b >) \rightarrow 1$	f 		
Status Affected:		None			
Encoding:		0111	bbba	ffff	ffff
Description: Bit 'b' in data memory location 'f' inverted. If 'a' is '0', the Access Ba will be selected, overriding the BS value. If 'a' = 1, then the bank will selected as per the BSR value (default).			ess Bank he BSR ik will be		
Wor	ds:	1			
Cycl	es:	1			
QC	cycle Activity:				
	Q1	Q2	Q3	(Q4
	Decode	Read register 'f'	Proces Data	-	Vrite ster 'f'
	<u>mple</u> : Before Instru PORTB After Instruct	iction: = 0111 (ion:	0101 [0x7		
	PORTB	= 0110 (0101 [0x6	5]	

вои	,	Branch if	Overflov	v	
Synt	ax:	[<i>label</i>] B	OV n		
Ope	rands:	-128 ≤ n ≤	127		
Ope	ration:	if Overflov (PC) + 2 +		C	
Statu	us Affected:	None			
Enco	oding:	1110	0100	nnnn	nnnn
Desc	cription:	If the Ove program v The 2's cc added to t have incre- instruction PC + 2 + 2 a two-cycl	vill branch omplemen he PC. S emented t a, the new 2n. This in	n. ince the o fetch addres structio	er '2n' is PC will the next is will be
Word	ds:	1			
Cycl	es:	1(2)			
	ycle Activity: Imp: Q1	Q2	Q3		Q4
	Decode	Q2 Read literal	Proces	0 \//r	ite to PC
	Decode	'n'	Data	5 101	
	No	No	No		No
	operation	operation	operatio	on op	peration
lf No	o Jump:				
	Q1	Q2	Q3	r	Q4
	Decode	Read literal	Proces	-	No
		'n'	Data	op	peration
<u>Exar</u>	nple:	HERE	BOV JU	JMP	
	Before Instru PC		dress (HE	ERE)	

		Branch if Zero					
Syntax:		[<i>label</i>] B	[<i>label</i>] BZ n				
Operands:		-128 ≤ n ≤	127				
Operation:		if Zero bit (PC) + 2 +	-				
Status Affect	ted:	None					
Encoding:		1110	0000 nnr	nn nnnn			
Description		If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$. This instruction is then a two-cycle instruction.					
Words:		1					
Cycles:		1(2)	1(2)				
Q Cycle Ac	tivity:						
If Jump:	,						
Q	1	Q2	Q3	Q4			
Deco	de	Read literal 'n'	Process Data	Write to PC			
No)	No	No	No			
opera	tion	operation	operation	operation			
If No Jump							
Q	-	Q2	Q3	Q4			
Deco	ode	Read literal 'n'	Process Data	No operation			
Example: Before		HERE	BZ Jump	<u> </u>			
After In			dress (HERE)				
	Zero PC	= 1;	dress (Jump)				

CALL	Subroutir	ne Call		
Syntax:	[label] (CALL k	: [,s]	
Operands:	0 ≤ k ≤ 10 s ∈ [0,1]	48575		
Operation:	$\begin{array}{l} (PC) + 4 - \\ k \rightarrow PC < 2 \\ \text{if } s = 1 \\ (W) \rightarrow WS \\ (Status) - \\ (BSR) \rightarrow \end{array}$	20:1>, 5, > STATU	JSS,	
Status Affected:	None			
Encoding: 1st word (k<7:0> 2nd word(k<19:8		110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈
	address (I the return Status and pushed in shadow re and BSRS occurs (de value 'k' is CALL is a	stack. I d BSR ro to their egisters, 6. If 's' = efault). T s loaded	f 's' = 1, f egisters a respectiv WS, ST 0, no up Then, the l into PC	the W, are also e ATUSS odate 20-bit <20:1>.
Words:	2			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read literal 'k'<7:0>,	Push F stac	k 'k	ead literal '<19:8>, rite to PC
No operation	No operation	No opera		No peration
Example:	HERE	CALL	THERE,	FAST
Before Instru PC	= address	3 (HERE)	
After Instruct PC TOS WS BSRS STATUS	= address = address = W = BSR			

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>]CLRF f[,a]	Syntax:	[label] CLRWDT
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	Operands: Operation:	None 000h \rightarrow WDT,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$\begin{array}{l} 000h \rightarrow \text{WDT postscaler,} \\ 1 \rightarrow \overline{\text{TO}}, \end{array}$
Status Affected:	Z		$1 \rightarrow PD$
Encoding:	0110 101a ffff ffff	Status Affected:	
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the DSR value. (default)	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TO and PD, are set.
	BSR value (default).	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Q Cycle Activity	
Q Cycle Activity		Q1	Q2 Q3 Q4
Q1 Decode	Q2 Q3 Q4 Read Process Write register 'f' Data register 'f'	Decode	NoProcessNooperationDataoperation
		Example:	CLRWDT
Example: Before Instru FLAG_R After Instruc	EG = 0x5A	Before Instru WDT Co After Instruc WDT Co	unter = ? tion
FLAG_R		WDT Po TO PD	

Syntax: $[label]$ COMF f $[,d [,a]]$ Syntax: $[label]$ CPFSEQ f $[,a]$ Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operands: $0 \le f \le 255$ $a \in [0,1]$ Operation: $(f) = (0,1)$ $(f) = (0,0)$]
$d \in [0,1]$ $a \in [0,1]$	
Operation: $(\tilde{f}) \rightarrow dest$ skip if $(f) = (W)$ Status Affected:N. Z(unsigned comparison)	
Status Alfested. N.2	
Encoding. 0001 11da fiff fiff	ffff
Description: The contents of register 'f' are complemented. If 'd' is '0', the Encoding: 0110 001a FFFF Complemented. If 'd' is '0', the Description: Compares the contents of	
result is stored in W. If 'd' is '1', the memory location 'f' to the	
result is stored back in register 'f' of W by performing an ur	
(default). If 'a' is '0', the Access subtraction.	
Bank will be selected, overridingIf 'f' = W, then the fetchedthe BSR value. If 'a' = 1, then theinstruction is discarded a	
bank will be selected as per the is executed instead, mak	
BSR value (default). two-cycle instruction. If 'a	
Words: 1 Access Bank will be sele	
Cycles: 1 overriding the BSR value then the bank will be selected then the bank will be selected	
Q Cycle Activity: per the BSR value (defau	
Q1 Q2 Q3 Q4 Words: 1	
Decode Read Process Write to Cycles: 1(2)	
register 'f' Data destination Note: 3 cycles if skip an Example: COMF REG, W by a 2-word instri	
Defense la struction	uction.
REG – Ovia	04
After Instruction Q1 Q2 Q3 Decode Read Process	Q4
REG = 0x13 register f ² Data	No operation
W = 0xEC If skip:	<u> </u>
Q1 Q2 Q3	Q4
No No No	No
operation operation operation operation If skip and followed by 2-word instruction:	operation
Q1 Q2 Q3	Q4
No No No	No
	operation
No No No	No
operation operation operation	operation
Example: HERE CPFSEQ REG	
<u>— Manpie</u> . NEQUAL : EQUAL :	

:

here ? ?

W; Address (EQUAL)

W; Address (NEQUAL)

EQUAL

= -= ≠

=

Before Instruction

After Instruction

If REG PC If REG PC

PC Address = W = REG =

CPFSGT	Compare	f with W, sk	ip if f > W	
Syntax:	[<i>label</i>] C	CPFSGT f[,a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	(f) – (W), skip if (f) > (unsigned	· (W) comparison)	1	
Status Affected:	None			
Encoding:	0110	010a fff	f ffff	
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value			
Words:	(default). 1			
Cycles:	1(2)			
Q Cycle Activity:	Note: 3 d	cycles if skip a 2-word ins	and followed truction.	
Q1	Q2	Q3	Q4	
Decode	Read	Process	No	
	register 'f'	Data	operation	
lf skip: Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
If skip and follow			_	
Q1	Q2	Q3	Q4	
No	No	No operation	No	
operation No	operation No	No	operation No	
operation	operation	operation	operation	
Example:	HERE NGREATER GREATER	CPFSGT RE : :	G	
Before Instru	ction			
PC W	= Ad = ?	dress (HERE))	
After Instructi	-			
If REG	> W;			
PC If REG		dress (GREAT	FER)	
PC		dress (NGREA	ATER)	

CPFS	SLT	Compare	f with W, sk	ip if f < W	
Synta	ax:	[label] C	PFSLT f[,	a]	
Opera	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Opera	ation:	(f) – (W), skip if (f) < (unsigned	: (W) comparison)		
Statu	s Affected:	None			
Enco	ding:	0110	000a fff	f ffff	
Desc	ription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden (default).			
Word	s:	1			
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	cle Activity:				
г	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	No operation	
lf ski	p:				
_	Q1	Q2	Q3	Q4	
	No	No	No	No	
L If ski	operation	operation	operation d instruction:	operation	
ii olu	Q1	Q2	Q3	Q4	
Γ	No	No	No	No	
-	operation	operation	operation	operation	
	No operation	No operation	No operation	No operation	
Exam	n <u>ple</u> :	HERE (NLESS : LESS :	CPFSLT REG		
E	Before Instru PC		dress (HERE))	
				,	
	Ŵ	= ?			
ŀ		tion < W; = Ad ≥ W;	dress (LESS)		

DAW	Decimal Adjust W Register	DECF	Decrement f
Syntax:	[<i>label</i>] DAW	Syntax:	[<i>label</i>] DECF f[,d[,a]]
Operands:	None	Operands:	$0 \le f \le 255$
Operation:	If $[W<3:0> > 9]$ or $[DC = 1]$ then $(W<3:0>) + 6 \rightarrow W<3:0>;$		d ∈ [0,1] a ∈ [0,1]
	else	Operation:	$(f) - 1 \rightarrow dest$
	$(W<\!\!3:\!\!0>)\toW<\!\!3:\!\!0>;$	Status Affected:	C, DC, N, OV, Z
	If [W<7:4> > 9] or [C = 1] then	Encoding:	0000 01da ffff ffff
	$(W<7:4>)+6\rightarrowW<7:4>;$	Description:	Decrement register 'f'. If 'd' is '0',
	else (W<7:4>) → W<7:4>;		the result is stored in W. If 'd' is '1', the result is stored back in register
Status Affected:	C, DC		'f' (default). If 'a' is '0', the Access
Encoding:	0000 0000 0000 0111		Bank will be selected, overriding
Description:	DAW adjusts the eight-bit value in		the BSR value. If 'a' = 1, then the bank will be selected as per the
	W, resulting from the earlier addi-		BSR value (default).
	tion of two variables (each in packed BCD format) and produces	Words:	1
	a correct packed BCD result. The	Cycles:	1
	Carry bit may be set by DAW regard-	Q Cycle Activity:	
	less of its setting prior to the DAW instruction.	Q1	Q2 Q3 Q4
Words:	1	Decode	Read Process Write to register 'f' Data destination
Cycles:	1		
Q Cycle Activity	:	Example:	DECF CNT
Q1	Q2 Q3 Q4	Before Instru	
Decode	Read Process Write register W Data W	CNT Z	= 0x01 = 0
Example 1:	DAW Data W	After Instruct	
Before Instru	uction	CNT Z	= 0x00 = 1
W C	= 0xA5 = 0		
ĎC	= 0 = 0		
After Instruc W			
С	= 0x05 = 1		
DC <u>Example 2</u> :	= 0		
Before Instru	iction		
W	= 0xCE		
C DC	= 0 = 0		
After Instruc			
W C	= 0x34 = 1		
DC	= 0		

DEC	FSZ	Decremer	nt f, skip if	[.] 0		
Synt	tax:	[label] [DECFSZ 1	[:] [,d [,;	a]]	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Ope	ration:	(f) – 1 \rightarrow c skip if resu				
State	us Affected:	None				
Enco	oding:	0010	11da f	fff	ffff	
Des	cription:	decremen is placed in is placed b (default). If the resu tion, which discarded instead, m instruction Bank will b the BSR v	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'			
Wor	ds:	1				
Cycl	Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	Cycle Activity	-	_		_	
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Process Data		Write to estination	
lf sł	kip:					
	Q1	Q2	Q3		Q4	
	No	No	No		No	
14 -1	operation	operation	operation		peration	
II SI		ved by 2-wor Q2	Q3	n:	04	
	Q1 No	No	No	-	Q4 No	
	operation	operation	operation	0	peration	
	No	No	No		No	
	operation	operation	operation	0	peration	
<u>Exa</u>	<u>mple</u> :	HERE	DECFSZ GOTO	CN7 LOC		
	Before Instru					
	PC		(HERE)			
	After Instruc		- *			
		= CNT - 1	I			
	If CNT PC	= 0; = Address	(CONTIN	JE)		
	If CNT PC	≠ 0;	(HERE +			
				_,		

DCFSNZ	Decremer	nt f, skip if n	ot 0		
Syntax:	[<i>label</i>] [DCFSNZ f[,d [,a]]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	(f) – 1 \rightarrow c skip if resu				
Status Affected:	None				
Encoding:	0100	11da fff	f ffff		
Description:	decremen is placed in is placed b (default). If the resu instruction fetched, is executed in cycle instr Access Ba overriding then the b	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two- cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as			
Words:	per the BS	SR value (def	ault).		
Cycles:		ycles if skip a a 2-word ins			
Q Cycle Activity:	00	00	04		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
Decode	register 'f'	Data	destination		
If skip:					
Q1	Q2	Q3	Q4		
No	No operation	No	No		
operation If skip and follow		operation	operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	ZERO	DCFSNZ TEMP : :			
Before Instru TEMP	iction =	?			
After Instruct TEMP If TEMP PC If TEMP PC		TEMP – 1, 0; Address (2 0;	ZERO) IZERO)		

GOT	ю	Unconditional Branch				
Synt	ax:	[label]	GOTO	k		
Ope	rands:	$0 \le k \le 10$)48575			
Ope	ration:	$k \rightarrow PC < 2$	20:1>			
Statu	us Affected:	None				
1st v	oding: vord (k<7:0>) word(k<19:8>) 1110) 1111	1111 k ₁₉ kkk	k ₇ ki kkk		kkkk ₀ kkkk ₈
Desc	cription:	GOTO allows an unconditional branch anywhere within the entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				
Word	ds:	2				
Cycl	es:	2				
QC	vcle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>.	No opera			ad literal <19:8>.

Decode	Read literal	No	Read literal
	'k'<7:0>,	operation	ʻk'<19:8>,
			Write to PC
No	No	No	No
operation	operation	operation	operation
	No	'k'<7:0>, No No	'k'<7:0>,operationNoNoNo

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen	t f		
Syntax:	[label]	INCF	f [,d [,a]]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 \rightarrow (dest		
Status Affected:	C, DC, N	, OV, Z		
Encoding:	0010	10da	ffff	ffff
	incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity	:			
Q1	Q2	Q3	<u> </u>	Q4
Decode	Read register 'f'	Proce Data		Vrite to stinatior
Example:	INCF	CNT		
Before Instru CNT Z	uction = 0xFF = 0			

CNT	=	0xFF
Z C	=	0
С	=	?
DC	=	?
After Instruc	ction	
CNT	=	0x00
Z	=	1
С	=	1
DC	=	1

INCFSZ	Incremen	t f, skip	if O	
Syntax:	[label]	INCFSZ	f [,d [,	a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(f) + 1 \rightarrow dest, skip if result = 0			
Status Affected:	None			
Encoding:	0011	11da	ffff	ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the			
Wordo.	BSR value			
Words: Cycles:	1 1(2)			
Q Cycle Activity:	Note: 3 c	ycles if sl a 2-word	-	
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Write to estination
If skip:	Tegister T	Data	ue	Sunation
Q1	Q2	Q3		Q4
No	No	No		No
operation	operation	operation operation		peration
Q1	Q2	Q3		Q4
No	No	No		No
operation	operation	operatio	on o	peration
No	No	No		No
operation	operation	operation	on o	peration
Example:	NZERO	INCFSZ : :	CNT	
Before Instruction PC = Address (HERE)				
After Instructi CNT If CNT PC If CNT		1 s (zero)))	

Increment f, skip if not 0			
[label]	NFSNZ f[,d [,a]]	
0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
None			
0100	10da ffi	ff ffff	
The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the			
1	(deradin):		
02	03	Q4	
		Write to	
register 'f'	Data	destination	
Q2	Q3	Q4	
		No operation	
Q2	Q3	Q4	
No	No	No	
		operation	
operation	No operation	No operation	
HERE I ZERO NZERO	INFSNZ REG		
ion = REG + ⁻ ≠ 0;	1		
	$\begin{bmatrix} abel] & 1 \\ 0 \le f \le 255 \\ d \in [0,1] \\ a \in [0,1] \\ a \in [0,1] \\ (f) + 1 \rightarrow c \\ skip if results \\ in the second s$	[<i>label</i>] INFSNZ f [0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] iff (f) + 1 → dest, skip if result ≠ 0 None 0100 10da ff: The contents of register incremented. If 'd' is '0 is placed back in regist (default). If the result is not '0', tf instruction, which is all fetched, is discarded a executed instead, mak two-cycle instruction. If Access Bank will be selected BSR value (default). 1 1(2) Note: 3 cycles if skip by a 2-word instruction: Q2 Q3 Read Process Process register 'f' Data Q2 Q2 Q3 No No operation ed by 2-word instruction: Q2 Q2 Q3 No No operation operation operation Mo No operation epister 'f' Data Q2 Q3 No No operation epister (f' Data Q2 Q3 No No operation operation operation	

IORLW	Inclusive	Inclusive OR literal with W			
Syntax:	[label]	IORLW	k		
Operands:	$0 \le k \le 25$	5			
Operation:	(W) .OR. I	(W) .OR. $k \rightarrow W$			
Status Affected:	N, Z				
Encoding:	0000	0000 1001 kkkk kkkk			
Description:	the eight-l	The contents of W are OR'ed with the eight-bit literal 'k'. The result is placed in W.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read literal 'k'	Proce Data		rite to W	
Example:	IORLW	0x35			
Before Instru	uction				
W	= 0x9A				
After Instruct	tion				

IORWF	Inclusive OR W with f			
Syntax:	[label]	IORWF	f [,d [,	a]]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(W) .OR.	(W) .OR. (f) \rightarrow dest		
Status Affected:	N, Z			
Encoding:	0001	00da	ffff	ffff
	'd' is '1', tl register 'f' Access B riding the the bank v BSR valu	' (default ank will I BSR val will be se). If 'a' is be selec ue. If 'a' elected a	s '0', the ted, ove = 1, ther
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write to estination
Example:	IORWF RE	SULT, W	,	

Before Instruction

RESULT W	=	0x13 0x91		
an Inatovatian				

After Instruction

RESULT	=	0x13
W	=	0x93

LFS	R	Load FSR	ł		MO	VF	Move f			
Synt	ax:	[label] LFSR f,k		Syn	tax:	[label]	MOVF f[,d [,a]]		
Ope	$\begin{array}{ll} \mbox{Operands:} & 0 \leq f \leq 2 \\ & 0 \leq k \leq 4095 \end{array}$		Ορε	erands:	$0 \le f \le 255$ $d \in [0,1]$	5				
Ope	ration:	$k \rightarrow FSRf$			0		a ∈ [0,1]			
Statu	us Affected:	None				eration:		$f \rightarrow dest$		
Enco	oding:	1110 1111		ff k ₁₁ kkk kk kkkk	0101	tus Affected: coding:	N, Z	00da f	fff ffff	
Description:		The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.				scription:	moved to	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is 'f', th		
Word	ds:	2							If 'd' is 'f', the	
Cycl	es:	2					•		in register 'f'	
QC	ycle Activity	:					(default). Location 'f' can be any where in the 256-byte bank. If 'a			
	Q1	Q2	Q3	Q4			ʻ0', the Ac			
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH			selected, c If 'a' = 1, t selected a (default).			
	Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL	Wor	rde:	(delauit). 1			
	Example: LFSR 2, 0x3AB				Сус		1			
	After Instruc FSR2H	tion = 0x	03			Q1	Q2	Q3	Q4	
FSR2L = 0xAB					Decode	Read register 'f'	Process Data	Write W		
					Exa	imple:	MOVF RI	EG, W		
						Before Instru	uction			

REG W

After Instruction REG W 0x22 0xFF

0x22 0x22

=

=

MOVFF Move f to f						
Syntax:	[label]	MOVFF f _s ,f	d			
Operands:		$\begin{array}{l} 0 \leq f_{s} \leq 4095 \\ 0 \leq f_{d} \leq 4095 \end{array}$				
Operation:	$(f_s) \rightarrow f_d$					
Status Affect	ed: None					
Encoding: 1st word (sou 2nd word (de		ffff ff: ffff ff:	Ð			
Description:	are move 'f _d '. Locat anywhere space (00 of destina anywhere Either sou W (a usel MOVFF is transferrin to a perip transmit b The MOVE the PCL, the destin The MOVE be used to while any page 73).					
Words:	2					
Cycles:	2 (3)					
Q Cycle Act	•	00	<u></u>			
Q1	Q2	Q3	Q4			
Decod	de Read register 'f' (src)	Process Data	No operation			
Decod	de No operation No dummy read	No operation	Write register 'f' (dest)			

Example: MOVFF REG1, REG2

Before Instruction

Bololo modiadio		
REG1	=	0x33
REG2	=	0x11
After Instruction		
REG1	=	0x33,
REG2	=	0x33

Move lite	Move literal to low nibble in BSR				
[label]	MOVLB	k			
$0 \le k \le 25$	5				
$k \to BSR$					
None					
0000	0001	kkkk	kkkk		
	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).				
1	1				
1	1				
:					
Q2	Q3		Q4		
Read literal 'k'			Write ral 'k' to BSR		
	$\begin{bmatrix} label \\ 0 \le k \le 25 \\ k → BSR \\ None \\ \hline 0000 \\ The 8-bit \\ the Bank \\ 1 \\ 1 \\ 1 \\ c \\ \hline Q2 \\ \hline Read literal \\ \end{bmatrix}$	$[label] MOVLB$ $0 \le k \le 255$ $k \rightarrow BSR$ None $\boxed{0000 0001}$ The 8-bit literal 'k' the Bank Select R 1 1 2 Compared the compared by the select R 2 Compared the select R 3 C	$[label] MOVLB k$ $0 \le k \le 255$ $k \rightarrow BSR$ None $\boxed{0000 0001 kkkk}$ The 8-bit literal 'k' is loaded the Bank Select Register (literal 1) 1 2 $\boxed{Q2 Q3}$ Read literal Process		

Example: MOVLB 5

Before Instruction					
BSR register	=	0x02			
After Instruction					
BSR register	=	0x05			

MOVLW		Move literal to W					
Synt	ax:	[label]	MOVLW	/ k			
Ope	rands:	$0 \le k \le 2$	55				
Ope	ration:	$k \to W$					
Statu	us Affected:	None					
Enco	oding:	0000	1110	kkk	:k	kkkk	
Description:		The eigh into W.	t-bit litera	l 'k' is	s loa	aded	
Wor	ds:	1					
Cycl	es:	1					
QC	cycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k'	Proce Data		W	ite to W	
<u>Exa</u>	<u>mple</u> :	MOVLW	0x5A				

Synt	tax:	[label]	MOVW	= f	[,a]		
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	5				
Ope	ration:	$(W)\tof$					
State	us Affected:	None					
Enco	oding:	0110	111a	fff	f	ffff	
Des	cription:	Location 256-byte Access B riding the the bank	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	Read register 'f'	Proce Dat			Write gister 'f'	
<u>Exa</u>	<u>mple</u> : Before Instru	MOVWF	REG				

Move W to f

After Instruction

W

= 0x5A

W	=	0x	4F
REG	=	0x	FF
After Instru	ction		
			_

MOVWF

W 0x4F = REG 0x4F =

© 2007 Microchip Technology Inc.

MULLW	Multiply Li	iteral with V	N	MULWF	Multiply \	N with f		
Syntax:	[label] N	/IULLW k		Syntax:	[label]	MULWF f	[,a]	
Operands:	$0 \le k \le 255$	5		Operands:	$0 \le f \le 255$	5		
Operation:	(W) x k \rightarrow	PRODH:PR	ODL		a ∈ [0,1]			
Status Affected:	None			Operation:	(W) x (f) –	→ PRODH:PI	RODL	
Encoding:	0000	1101 kk	kk kkkk	Status Affected:	None			
Description:	An unsigne	ed multiplica	tion is	Encoding:	0000	001a fff	f ffff	
		between the		Description:	0	ed multiplica		
		ne 8-bit litera It is placed i				t between the he register fi		
						-bit result is		
	PRODH:PRODL register pair. PRODH contains the high byte.				the PROD	H:PRODL re	egister	
	W is uncha				•	DH contains	the high	
	None of the affected.	e Status flag	is are		byte. Both W ar	nd 'f' are unc	handed	
		either Over	low nor				tatus flags are	
	Carry is possible in this opera-				affected.			
		o result is po	ssible but			neither Over		
	not detecte	ed.				ossible in this ro result is po		
Words:	1					tected. If 'a'		
Cycles:	1					ank will be se		
Q Cycle Activity:						the BSR val		
Q1	Q2	Q3	Q4			en the bank v is per the BS		
Decode	Read literal 'k'	Process Data	Write registers		(default).			
	intertai int	Dulu	PRODH:	Words:	1			
			PRODL	Cycles:	1			
Example:	MULLW 0	xC4		Q Cycle Activity:				
Before Instruc		ACT.		Q1	Q2	Q3	Q4	
W	= 0xE	2		Decode	Read	Process	Write	
PRODH PRODL	= ? = ?				register 'f'	Data	registers PRODH:	
After Instructi	-						PRODL	
W	= 0xE							
PRODH PRODL	= 0xA = 0x0			Example:	MULWF	REG		
				Before Instru				
				W REG	= 0x = 0x	C4 B5		
				PRÓDH PRODL	= ? = ?			
				FRODL	. = ?			

= = =

0xC4 0xB5 0x8A 0x94

After Instruction

W REG PRODH PRODL

NEGF	Negate f					
Syntax:	[label]	NEGF f[,a	a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Operation:	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0110	110a ff:	ff ffff			
Description:	compleme the data m '0', the Ac selected, c If 'a' = 1, t	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.				
Words:	1					
Cycles:	1	1				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write register 'f'			
Example:	NEGF R	EG, 1				
Before Instrue REG		.010 [0x3A]				
After Instructi REG		110 [0xC6]				

NOP		No Operation					
Synt	ax:	[label]	NOP				
Ope	rands:	None	None				
Operation:		No opera	tion				
Statu	us Affected:	None					
Encoding:		0000 1111	0000 xxxx	000 xxx	-	0000 xxxx	
Des	cription:	No operation.					
Wor	ds:	1	1				
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Decode No No operation operation		No operation			

Example:

None.

POP	Рор Тор	Pop Top of Return Stack				
Syntax:	[label]	POP				
Operands:	None					
Operation:	$({\rm TOS}) \rightarrow$	bit buck	et			
Status Affected:	None					
Encoding:	0000	0000 0000 0000 0110				
Description:	The TOS return star TOS value previous v onto the r This instru enable the the return software s	ck and is e then b value that eturn statuction is e user to stack to	s discard ecomes f at was pu ack. providec properly	ed. The the ished I to manage		
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q	3	Q4		
Decode	No operation	Pop T valu		No peration		
<u>Example</u> :	POP GOTO	NEW				
Before Instru TOS Stack (1	uction level down)	-)x0031A2)x014332			
After Instruc TOS PC	tion)x014332 NEW			

PUSI	н	Push Top	of Ret	urn Stac	k
Synta	ax:	[label]	PUSH		
Oper	ands:	None			
Oper	ation:	(PC + 2) –	→ TOS		
Statu	s Affected:	None			
Enco	ding:	0000	0000	0000	0101
Desc	ription:	The PC + of the retu TOS value stack. This instru ing a softw TOS and t return stac	rn stac is pus ction a vare sta hen pu	k. The pr hed dow llows imp ack by me	evious n on the olement- odifying
Word	ls:	1			
Cycle	es:	1			
QC	ycle Activity:				
-	Q1	Q2	Q	3	Q4
	Decode	Push PC + 2 onto return stack	No opera	-	No peration
Exam	nnle:	PUSH			
	Before Instru TOS PC			0x00345A 0x000124	
ļ	After Instruc PC TOS Stack (1	tion level down)	= (0x000126 0x000126 0x00345A	

RCA	LL	Relative (Relative Call				
Synt	ax:	[<i>label</i>] R	[<i>label</i>] RCALL n				
Ope	rands:	-1024 ≤ n	$-1024 \le n \le 1023$				
Ope	ration:		$(PC) + 2 \rightarrow TOS, (PC) + 2 + 2n \rightarrow PC$				
Statu	us Affected:	None	None				
Enco	oding:	1101	1101 1nnn nnnn nnnn				
		from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	_
	Decode	Read literal 'n' Push PC to	Proce Dat		Writ	te to PC	

RES	ET	Reset				
Synt	ax:	[label]	RESET			
Ope	rands:	None				
Ope	ration:		Reset all registers and flags that are affected by a MCLR Reset.			
Status Affected: All						
Enco	oding:	0000 0000 1111 1111				
Des	cription:	This instruction provides a way to execute a MCLR Reset in software.				
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Start Reset	No opera		No operation	

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

Example: HERE RCALL Jump

Before Instruction

No

operation

PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

stack

No

operation

No

operation

No

operation

RET	FIE	Return fro	om Interrup	t			
Synt	ax:	[label]	RETFIE [s]				
Ope	rands:	s ∈ [0,1]					
Ope	ration:	$1 \rightarrow GIE/C$ if s = 1 (WS) \rightarrow W (STATUSS (BSRS) \rightarrow	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE/GIEH or PEIE/GIEL}, \\ \text{if } s = 1 \\ (\text{WS}) \rightarrow \text{W}, \\ (\text{STATUSS}) \rightarrow \text{Status}, \\ (\text{BSRS}) \rightarrow \text{BSR}, \\ \text{PCLATU, PCLATH are unchanged}. \end{array}$				
State	us Affected:	GIE/GIEH	, PEIE/GIEL				
Enco	oding:	0000	0000 0000 0001 000s				
Des	cription:	popped ar loaded inte enabled by or low prio enable bit. the shado STATUSS into their o W, Status	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs				
Wor	ds:	1					
Cycl	es:	2					
•	cycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	RETFIE 1	1				
	After Interrupt PC = TOS W = WS BSR = BSRS Status = STATUSS GIE/GIEH, PEIE/GIEL = 1						

RET	ĽW	Return Li	teral to W				
Synt	ax:	[label]	RETLW k				
Ope	rands:	$0 \le k \le 25$	5				
Ope	ration:		$k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged				
Statu	us Affected:	None					
Enco	oding:	0000	1100 kk	kk kkkk			
Des	cription:	'k'. The profession of the top address).	ogram count	ck (the return dress latch			
Wor	ds:	1					
Cycl	es:	2					
QC	Cycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'k'	Process Data	Pop PC from stack, Write to W			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> : Call Table	: W contai	ins table				
		; offset value ; W now has ; table value					
TABI							

ADDWF	PCL	;	W = offset
RETLW	k0	;	Begin table
RETLW	k1	;	
:			
:			
RETLW	kn	;	End of table

Before Instruction

W = 0x07

After Instruction

W = value of kn

RET	URN	Return fro	Return from Subroutine				
Synt	ax:	[label]	RETURN [s]			
Ope	rands:	s ∈ [0,1]					
Ope	ration:	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC},\\ \text{if } s = 1\\ (\text{WS}) \rightarrow \text{W},\\ (\text{STATUSS}) \rightarrow \text{Status},\\ (\text{BSRS}) \rightarrow \text{BSR},\\ \text{PCLATU, PCLATH are unchanged} \end{array}$					
Statu	us Affected:	None	None				
Enco	oding:	0000 0000 0001 001s					
Desc	cription:	Return from subroutine. The stack is popped and the top of the stack is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corre- sponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).					
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No operation	Process Data	Pop PC from stack			
	No	No	No	No			
	operation	operation	operation	operation			

Example:	RETURN

Example:

After Interrupt PC = TOS

RLCF	Rotate L	eft f thro	ough Ca	ry
Syntax:	[label]	RLCF	f [,d [,a]]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	С,	+ 1>,	
Status Affected:	C, N, Z			
Encoding:	0011	01da	ffff	ffff
Description:	The conternet of the Carry is placed is stored (default). Bank will the BSR bank will BSR valu	ne bit to flag. If 'c in W. If ' back in r If 'a' is 'c be selec value. If be selec ie (defau	the left th d' is '0', t d' is '1', t egister 'f o', the Ac ted, ove 'a' = 1, th ted as po	hrough he resul he resul ccess rriding hen the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	-	rite to tination
Example:	RLCF	REG	, W	
Before Instru REG C	iction = 1110 0 = 0	110		

After Instruction

 $\begin{array}{rcl} REG & = & 1110 & 0110 \\ W & = & 1100 & 1100 \\ C & = & 1 \end{array}$

RLNCF	Rotate L	eft f (no car	ry)	
Syntax:	[label]	RLNCF f	[,d [,a	a]]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f <n>) ightarrow (f<7>) ightarrow</n>	dest <n +="" 1=""> dest<0></n>	•,	
Status Affected:	N, Z			
Encoding:	0100	01da f	fff	ffff
Description:	rotated or the result the result 'f' (defaul Bank will the BSR bank will	ents of regis ne bit to the is placed in is stored ba t). If 'a' is '0' be selected value. If 'a' is be selected ne (default).	left. If W. If ack in , the <i>i</i> , over s '1', t as pe	'd' is '0', 'd' is '1', register Access riding then the
		register		
Words:	1			
Cycles:	1			
Q Cycle Activity:				.
Q1	Q2	Q3	1	Q4
Decode	Read register 'f'	Process Data		rite to tination
Example:	RLNCF	REG		
Before Instruc	tion			
neo -		.011		
After Instruction REG		111		

RRCF	Rotate Rig	ht f th	rough C	arry
Syntax:	[label] R	RCF	f [,d [,a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow destermined$,	- 1>,	
Status Affected:	C, N, Z			
Encoding:	0011	00da	ffff	ffff
	rotated one the Carry fl is placed in is placed ba (default). If Bank will be the BSR va bank will be BSR value	ag. If 'c W. If 'c ack in r 'a' is 'c e selec lue. If e selec (defau	d' is '0', t d' is '1', t register 'f o', the Ac ted, over fa' is '1', ted as pe	he result he result ccess rriding then the
	_			
Words:	1			
Words: Cycles:	1 1			
	•			
Cycles:	•	Q3		Q4
Cycles: Q Cycle Activity:	1	Q3 Proce Date	ess \	Q4 Write to stination
Cycles: Q Cycle Activity: Q1	1 Q2 Read register 'f'	Proce	ess \	Write to
Cycles: Q Cycle Activity: Q1 Decode	1 Q2 Read register 'f'	Proce Data	ess \	Write to

RRNCF	Rotate Right f (no carry)	SETF	Set f
Syntax:	[label] RRNCF f [,d [,a]]	Syntax:	[<i>label</i>]SETF f[,a]
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	Operands:	0 ≤ f ≤ 255 a ∈ [0,1]
Operation:	a ∈ [0,1] (f <n>) → dest<n 1="" –="">, (f<0>) → dest<7></n></n>	Operation: Status Affected:	$FFh \rightarrow f$ None
Status Affected: Encoding: Description:	N, Z 0100 00da ffff fff The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in	Encoding: Description:	0110100affffffffThe contents of the specified register are set to FFh. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).
	register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).	Words: Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Q3 Q4 Read Process Write
Words:	1		register 'f' Data register 'f'
Cycles: Q Cycle Activity: Q1 Decode	1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination	<u>Example</u> : Before Instru REG After Instruct REG	= 0x5A
Example 1: Before Instru REG After Instruct REG	= 1101 0111 tion		
Example 2:	= 1110 1011 RRNCF REG, W		
Before Instru W REG After Instruct	uction = ? = 1101 0111		

SLEEP	Enter Sle	eep mode		SUBFWB	Subtract	t f from W w	ith borrow
Syntax:	[label]	SLEEP		Syntax:	[label]	SUBFWB	f [,d [,a]]
Operands:	None			Operands:	0 ≤ f ≤ 25		
Operation:		/DT, T postscaler,			d ∈ [0,1] a ∈ [0,1]		
	$1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD}$			Operation:		$-(\overline{C}) \rightarrow des$	t
Status Affected:	$\overline{TO}, \overline{PD}$			Status Affected:	N, OV, C		
Encoding:	0000	0000 000	00 0011	Encoding:	0101		ff ffff
Description:		er-down statu		Description:		register 'f' an from W (2's c	
Dooonption	cleared.	The Time-ou	t status bit			If 'd' is '0', th	
		et. The Watch					, the result is
		ostscaler are essor is put i				ccess Bank v	efault). If 'a' is vill be
		h the oscillat			selected,	overriding th	e BSR value.
Words:	1					, then the ba	
Cycles:	1				(default).	as per the BS	SR value
Q Cycle Activity:				Words:	1		
Q1	Q2	Q3	Q4	Cycles:	1		
Decode	No operation	Process Data	Go to Sleep	Q Cycle Activity:			
LI	operation	2 414	eleop	Q1	Q2	Q3	Q4
Example:	SLEEP			Decode	Read register 'f'	Process Data	Write to destination
Before Instru						1	destination
<u>TO</u> = PD =	? ?			Example 1:	SUBFWB	REG	
After Instructi	ion			Before Instru REG	= 0x03		
<u>TO</u> = PD =	1† 0			W C	= 0x02 = 0x01		
	-			After Instruct			
† If WDT causes	s wake-up, th	his bit is clea	red.	REG W	= 0xFF = 0x02		
				CZ	= 0x00 = 0x00		
				N	= 0x00 = 0x01	; result is n	egative
				Example 2:	SUBFWB	REG, 0, 0	0
				Before Instru			
				REG W	= 2 = 5		
				C After Instruct	= 1		
				REG	= 2		
				W C	= 3 = 1		
				Z N	= 0 = 0	; result is p	oositive
				Example 3:	SUBFWB	REG, 1, (
				Before Instru	uction		
				REG W	= 1 = 2		
				C	= 2 = 0		

; result is zero

After Instruction

REG W C Z N

SUBLW	Subtract	Subtract W from literal				
Syntax:	[label]	SUBLW k				
Operands:	$0 \le k \le 2$	55				
Operation:	k – (W) –	→ W				
Status Affected:	N, OV, C	, DC, Z				
Encoding:	0000					
Description:		tracted from t The result is				
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	Read literal 'k'	Process Data	Write to W			
Example 1: SUBLW 0x02						
Before Instruction						
W	= 1 = ?					
After Instruc W C Z N	= 1	esult is positive	3			
Example 2:	SUBLW)x02				
Before Instru W C After Instruc W C	= 2 = ? tion = 0 = 1 ; re	esult is zero				
Z N	= 1 = 0					
Example 3:	SUBLW)x02				
Before Instru W C After Instruc	= 3 = ?					
W C Z N	= FF ; (; = 0 ; r = 0 = 1	2's complemen esult is negativ	t) e			

SUBWF	Subtrac	t W from f			
Syntax:	[label]	SUBWF f[,	d [,a]]		
Operands:	$0 \le f \le 2$				
	d ∈ [0,1] a ∈ [0,1]				
Operation:	(f) – (W)				
Status Affected:	N, OV, C	, DC, Z			
Encoding:	0101	11da ff:	ff ffff		
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity					
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
Decode	register 'f'	Data	destination		
Example 1:	SUBWF R	EG			
Before Instru REG W C After Instruc REG W C Z N	= 3 = 2 = ? tion = 1 = 2	esult is positive	9		
Example 2:	SUBWF R	EG, W			
Before Instru	uction				
REG W	= 2 = 2 = ?				
C After Instruc REG W C Z N	•	; result is zero)		
Example 3:	SUBWF R	EG			
Before Instru REG W C After Instruc	= 0x01 = 0x02 = ?				
REG	= 0xFFh = 0x02	;(2's complem	ient)		
C Z N	= 0x02 = 0x00 = 0x00 = 0x01	;result is nega	itive		

[label] S	UBWFB f[.d [.a]]			
	[<i>label</i>] SUBWFB f[,d[,a]]				
$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
(f) – (W) –	$(\overline{C}) \rightarrow dest$				
N, OV, C, I	DC, Z				
0101	10da fff	f ffff			
(borrow) from ment methor stored in W stored back a' is '0', the selected, or a' is '1', the	om register 'f' od). If 'd' is '0' '. If 'd' is '1', th (in register 'f' Access Ban verriding the B en the bank w	(2's comple- , the result is ne result is (default). If k will be BSR value. If <i>i</i> ll be			
1					
1					
Q2	Q3	Q4			
Read	Process Data	Write to destination			
SUBWFB	REG, 1, 0	dootination			
ion 0x19 0x0D 0x01	(0001 100				
n					
0x0D					
0x01 0x00					
0x00		ositive			
	REG, 0, 0				
0x1B 0x1A 0x00					
0x1B 0x00	(0001 101	11)			
0x01 0x00	; result is ze	ero			
SUBWFB	REG, 1, 0				
ion 0x03 0x0E 0x01					
0xF5	(1111 010 ; [2's comp]				
0x0E	(0000 110				
	$a \in [0,1]$ $(f) - (W) - V, OV, C, I$ $(f) - (W) - V, OV, OV, I$ $(f) - (W) - V, $	a ∈ [0,1] (f) - (W) - (C) → dest N, OV, C, DC, Z 0101 10da ff Subtract W and the Carr (borrow) from register 'f' ment method). If 'd' is '0' stored in W. If 'd' is '1, tt stored back in register 'f' a' is '1', then the bank w selected, overriding the B a' is '1', then the bank w selected as per the BSR (default). 1 Q2 Q3 Read Process register 'f' Data SUBWFB REG, 1, 0 ion 0x0C (0001 100 0x0D (0000 110 0x0D (0000 110 0x0D (0001 101 0x00 0x00 iresult is po SUBWFB REG, 0, 0 0 ion 0x1B (0001 101 0x00 0x01 iresult is ze 0x01 </td			

ax: rands:	[label]			
rands:		JVVAFF	f [,d [,a]]
	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
ration:				
us Affected:	None			
oding:	0011	10da	ffff	ffff
	'0', the res '1', the res (default). Bank will I the BSR v bank will b	sult is pla sult is pla If 'a' is 'o be selec value. If be selec	aced in V aced in re o', the Ac ted, over 'a' is '1', ted as pe	V. If 'd' is egister 'f ccess rriding then the
ds:	1			
es:	1			
ycle Activity	:			
Q1	Q2		-	Q4
Decode				Vrite to stination
nple:		REG		
REG	= 0x53			
After Instruc REG	tion = 0x35			
	us Affected: oding: cription: ds: es: cycle Activity Q1 Decode <u>nple</u> : Before Instr REG After Instruc	(f<7:4>) – us Affected: None bding: 0011 cription: The upper register 'f' '0', the res '1', the res (default). I Bank will b the BSR value ds: 1 es: 1 cycle Activity: Q1 Q2 Decode Read register 'f' mple: SWAPF F Before Instruction REG = 0x53 After Instruction	$(f<7:4>) \rightarrow dest<3$ us Affected: None oding: 0011 10da cription: The upper and low register 'f' are exc '0', the result is pla '1', the result is pla '1', the result is pla (default). If 'a' is '0 Bank will be selec the BSR value. If bank will be selec BSR value (defau ds: 1 es: 1 cycle Activity: Q1 Q2 Q3 Decode Read Proce register 'f' Data nple: SWAPF REG Before Instruction REG = 0x53 After Instruction	$(f<7:4>) \rightarrow dest<3:0>$ us Affected: None bding: 0011 10da ffff cription: The upper and lower nibbl register 'f' are exchanged. '0', the result is placed in V '1', the result is placed in re (default). If 'a' is '0', the Ac Bank will be selected, over the BSR value. If 'a' is '1', bank will be selected as pe BSR value (default). ds: 1 es: 1 cycle Activity: Q1 Q2 Q3 Decode Read Process V Cegister 'f' Data de mple: SWAPF REG Before Instruction REG = 0x53 After Instruction

TBLRD	Table R	ead		
Syntax:	[label]	TBLRD	(*; *+; *-;	+*)
Operands:	None			
Operation:	TBLPTF if TBLRI (Prog M (TBLPT if TBLRI (Prog M (TBLPT if TBLRI (TBLPT	em (TBL R – No C D *+, em (TBL R) + 1 → D *-, em (TBL R) – 1 → D +*, R) + 1 →	$\begin{array}{l} (PTR)) \rightarrow \\ hange; \\ (PTR)) \rightarrow \\ TBLPTR \\ (PTR)) \rightarrow \\ TBLPTR \\ TBLPTR \\ TBLPTR \\ (PTR)) \rightarrow \end{array}$	TABLAT; ; TABLAT; ;
Status Affected	None			
Encoding:	0000	0000	0000	10nn nn = 0* = 1*+ = 2*- = 3+*
Description:	contents address called Ta The TBI to each TBLPTF range. TBI	of Progr the prog able Poin _PTR (a byte in th R has a 2 _PTR[0] =	ram memo ter (TBLP 21-bit poin the program 2-Mbyte ac Byte c Memo = 1: Most 3 Byte c	ory (P.M.). To bry, a pointer TR) is used. Inter) points m memory. ddress Significant of Program bry Word Significant of Program
	value of • no ch • post-i • post-c	TBLPTF	uction can R as follow It	ory Word modify the /s:
Words:	1			
Cycles:	2			

Q	Cycle Activity:
	. .

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instruc	tion			
TABLAT			=	0x55
TBLPTR MEMORY((0,000 35)	6)	=	0x00A356 0x34
After Instructio	`	0)	-	0704
TABLAT	ווכ		=	0x34
TBLPTR			=	0x00A357
Example 2:	TBLRD	+*	;	
Before Instruc	tion			
TABLAT			=	0xAA
TBLPTR			=	0x01A357
MEMORY(=	••••
MEMORY	UXUIA35	6)	=	0x34
After Instruction	วท			
TABLAT			=	0x34
TBLPTR			=	0x01A358

TBLWT	Table Wr	rite			TBLWT		Table Write	(Continued	I)
Syntax:	[label]	TBLWT ((*;*+;*-;	+*)	Words:	1			
Operands:	None				Cycles: 2	2			
Operation:	if TBLWT				Q Cycle	Activity:			
	(TABLAT TBLPTR		ling Regis	ter;		Q1	Q2	Q3	
	if TBLWT	⁻ *+,	-		[Decode	No	No	Γ
			ling Regis TBLPTR;	ter;	-		operation	operation	
	if TBLWT		IDLI IIX,			No operation	No operation	No operation	
	(TABLAT (TBLPTR		ling Regis	ter;		operation	(Read	operation	
	if TBLWT		IDLFIR,				TABLAT)		
			TBLPTR;	1 a m	L <u>Example</u>	1.	 TBLWT *+;		L
	•	$) \rightarrow Hold$	ling Regis	iter;		<u>.</u> pre Instructio	-		
Status Affected:						TABLAT	=	• 0x55	
Encoding:	0000 00	0000	0000 0000	11nn nn = 0*		TBLPTR HOLDING R	= EGISTER	• 0x00A356	\$
				= 1*+		(0x00A356)	=	-	
				= 2*- = 3+*		r Instruction TABLAT	s (table write =	completion 0x55)
Description:	L This instr	L Suction us	ses the 3			TBLPTR	=		,
	TBLPTR to determine which of the			HOLDING R (0x00A356)	EGISTER =	0x55			
	8 holding registers the TABLAT is written to. The holding registers are used to program the contents of				Example	<u>2</u> :	TBLWT +*;		
					Befo	ore Instructio	on		
		-	(P.M.). (F			TABLAT TBLPTR	=		4
	to Sectio					HOLDING R (0x01389A)		0 FF	•
	programr		itional det			HOLDING R	EGISTER		
				ter) points		(0x01389B) r Instruction	= (table write	••••	
				n memory.		TABLAT	=	0x34	
	range. Th		Mbyte add f the TBL			TBLPTR HOLDING R	= EGISTER		\$
			e of the pr			(0x01389A) HOLDING R	= EGISTER	0xFF	
	memory					(0x01389B)	=	: 0x34	
	TBLI	PTR[0] =		Significant f Program					
				ry Word					
	TBL	PTR[0] =		Significant					
	Byte of Program Memory Word								
	The TBL			modify the					
	• no cha	nge							
	 post-in 	crement							
	 post-de 		t						
	 pre-inc 	rement							

Q4

No

operation

No

operation (Write to Holding Register)

тѕт	FSZ	Test f, sk	Test f, skip if 0							
Synt	ax:	[label]	[label] TSTFSZ f[,a]							
Ope	rands:	$0 \le f \le 25$	$0 \le f \le 255$							
		a ∈ [0,1]								
Ope	ration:	skip if f =	0							
Statu	us Affected:	None								
Enco	oding:	0110	011a ff	ff	ffff					
Des	cription:	fetched du instruction and a NOF a two-cycl the Acces overriding	If 'f' = 0, the next instruction, fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected							
Wor	ds:	1								
Cycl	es:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	cycle Activity:									
	Q1	Q2	Q3	1	24					
	Decode	Read register 'f'	Process Data		No ration					
lf sł	kip:	. egieter 1	Duid		allon					
	Q1	Q2	Q3	(Q4					
	No	No	No		No					
., .	operation	operation	operation		ration					
If Sł	kip and follow				4					
	Q1 No	Q2 No	Q3 No	1	24 No					
	operation	operation	operation		ration					
	No	No	No		No					
	operation	operation	operation	ope	ration					
<u>Exa</u>	<u>mple</u> :	NZERO :	NZERO :							
	Before Instru PC		Idress (HERI	Ξ)						
	After Instruct If CNT PC If CNT PC	= 0x = Ac ≠ 0x	00, Idress (ZERG 00, Idress (NZEF							

Exclusiv	Exclusive OR literal with W							
[label]	[label] XORLW k							
$0 \le k \le 2$	55							
(W) .XOI	$R. k \rightarrow W$	/						
N, Z								
0000	1010	kkkk	kkkk					
with the	8-bit liter							
1								
1								
Q2	Q3		Q4					
Read literal 'k'			/rite to W					
	$\begin{bmatrix} label \end{bmatrix}$ $0 \le k \le 2$ (W) .XOI N, Z 0000 The cont with the displaced 1 1 Q2 Read	$[label] XORLW$ $0 \le k \le 255$ (W) .XOR. $k \rightarrow W$ N, Z $\boxed{0000 1010}$ The contents of V with the 8-bit liter is placed in W. 1 1 2 2 2 2 3 Read Proce	$\begin{bmatrix} label \end{bmatrix} \text{ XORLW } \text{ k}$ $0 \le \text{k} \le 255$ (W) .XOR. k \rightarrow W N, Z $\boxed{0000 1010 \text{kkkk}}$ The contents of W are X0 with the 8-bit literal 'k'. Th is placed in W. 1 1 2 2 2 2 3 Read Process W					

Example: XORLW 0xAF

Before Instruction						
W = 0xB5						
After Instru	ction					
W	=	0x1A				

XORWF	f								
Syntax:	[label]	XORWF	f [,	d [,a	a]]				
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]								
Operation:	(W) .XOR	$d.\ (f)\tod$	lest						
Status Affected:	N, Z								
Encoding:	0001	10da	fff	f	ffff				
Description:	with regis is stored l (default). Bank will the BSR bank will	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q	3		Q4				
Decode	Read register 'f'	Proce Dat			/rite to stination				
Example:	XORWF	REG							
Before Instru REG W After Instruct REG	= 0xAF = 0xB5								
W	= 0xB5								

21.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

21.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

21.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

21.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

21.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

21.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

21.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

21.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

21.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

21.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

22.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40℃ to +125℃
Storage temperature	65℃ to +150℃
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +5.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA


Note 1: Power dissipation is calculated as follows:

 $\mathsf{Pdis} = \mathsf{VDD} \ x \ \{\mathsf{IDD} - \sum \mathsf{IOH}\} + \sum \{(\mathsf{VDD} - \mathsf{VOH}) \ x \ \mathsf{IOH}\} + \sum (\mathsf{VOL} \ x \ \mathsf{IOL})$


2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.











22.1 DC Characteristics: Supply Voltage PIC18F1220/1320 (Industrial) PIC18LF1220/1320 (Industrial)

PIC18LF12 (Indust				rd Oper ng temp	•		s (unless otherwise stated) $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial		
PIC18F1220/1320 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	Vdd	Supply Voltage							
D001		PIC18LF1220/1320	2.0	_	5.5	V	HS, XT, RC and LP Oscillator mode		
		PIC18F1220/1320	4.2	—	5.5	V			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	0.7	V	See Section 4.1 "Power-on Reset (POR)" for details.		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	—	V/ms	See Section 4.1 "Power-on Reset (POR)" for details.		
	VBOR	Brown-out Reset Voltage							
D005D		PIC18LF1220/1320	Industr	ial Low `	Voltage (-10°C to	o +85°C)		
		BORV1:BORV0 = 11	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 10	2.50	2.72	2.94	V			
		BORV1:BORV0 = 01	3.88	4.22	4.56	V	(Note 2)		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V	(Note 2)		
D005F		PIC18LF1220/1320							
		BORV1:BORV0 = 11	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 10	2.34	2.72	3.10	V			
		BORV1:BORV0 = 01	3.63	4.22	4.81	V	(Note 2)		
		BORV1:BORV0 = 00	3.90	4.54	5.18	V	(Note 2)		
D005G		PIC18F1220/1320	Industr	ial (-10 °	C to +85	°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.88	4.22	4.56	V	(Note 2)		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V	(Note 2)		
D005H		PIC18F1220/1320	Industr	ial (-40 °	C to -10°	°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 00	3.90	4.54	5.18	V	(Note 2)		
D005J		PIC18F1220/1320	Extend	led (-10 °	C to +85	i°C)			
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	3.88	4.22	4.56	V	(Note 3)		
		BORV1:BORV0 = 00	4.18	4.54	4.90	V	(Note 3)		
D005K		PIC18F1220/1320	Extend	led (-40°	C to -10	°C, +85°	°C to +125°C)		
		BORV1:BORV0 = 1x	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 01	N/A	N/A	N/A	V	Reserved		
		BORV1:BORV0 = 00	3.90	4.54	5.18	V	(Note 3)		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: When BOR is on and BORV<1:0> = 0x, the device will operate correctly at 40 MHz for any VDD at which the BOR allows execution (low-voltage and industrial devices only).

3: When BOR is on and BORV<1:0> = 0x, the device will operate correctly at 25 MHz for any VDD at which the BOR allows execution (extended devices only).

PIC18LF1220/1320 (Industrial) PIC18F1220/1320 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° \leq TA \leq +85 $^{\circ}$ for industrial								
		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units		Condit	ions			
	Power-Down Current (IPD)	(1)								
	PIC18LF1220/1320	0.1	0.5	μΑ	-4	3 00				
		0.1	0.5	μΑ	+2	25°C	VDD = 2.0V, (Sleep mode)			
		0.2	1.9	μΑ	+8	5°C	()			
	PIC18LF1220/1320	0.1	0.5	μΑ	-4	3 0	VDD = 3.0V,			
		0.1	0.5	μΑ		25°C	(Sleep mode)			
		0.3	1.9	μA	-	5°C				
	All devices	0.1	2.0	μA		3 0	VDD = 5.0V, (Sleep mode)			
		0.1	2.0	μA		25°C				
		0.4	6.5	μA	-	5°C				
	Extended devices	11.2	50	μΑ	+12	25°C				
	Supply Current (IDD) ^(2,3)	-	10							
	PIC18LF1220/1320	8	40	μA	-40°C					
		9 11	40 40	μΑ μΑ	+25°C +85°C	VDD = 2.0V				
	PIC18LF1220/1320	25	40 68	μΑ	+85 C -40℃					
	FIGTOLF1220/1320	25	68	μΑ μΑ	-40 C +25°C	VDD = 3.0V	Fosc = 31 kHz			
		20	68	μΑ	+25°C	VDD = 3.0V	(RC_RUN mode,			
	All devices	55	80	μΑ	-40℃		Internal oscillator source)			
		55	80	μA	+25°C	1				
		50	80	μA	+85°C	VDD = 5.0V				
	Extended devices	50	80	μA	+125℃	1				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF (Indu			rating Co perature		s otherwise states $\leq +85^{\circ}$ for indust					
	220/1320 strial, Extended)			rating Co perature	-40℃ ≤ TA	s otherwise stated ≤ +85℃ for indust ≤ +125℃ for exter	rial			
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ^(2,3)									
	PIC18LF1220/1320	140	220	μΑ	-40℃					
		145	220	μA	+25°C	VDD = 2.0V				
		155	220	μA	+85°C					
	PIC18LF1220/1320	215	330	μA	-40℃		Fosc = 1 MHz (RC_RUN mode, Internal oscillator source)			
		225	330	μΑ	+25°C	VDD = 3.0V				
		235	330	μΑ	+85°C					
	All devices	385	550	μΑ	-40 ℃					
		390	550	μΑ	+25°C	VDD = 5.0V				
		405	550	μA	+85°C	VDD = 3.0V				
	Extended devices	410	650	μA	+125℃					
	PIC18LF1220/1320	410	600	μA	-40℃	_				
		425	600	μA	+25°C	VDD = 2.0V				
		435	600	μA	+85°C					
	PIC18LF1220/1320	650	900	μΑ	-40℃	_				
		670	900	μΑ	+25°C	VDD = 3.0V	Fosc = 4 MHz (RC_RUN mode,			
		680	900	μΑ	+85°C		Internal oscillator source)			
	All devices	1.2	1.8	mA	-40℃					
		1.2	1.8	mA	+25℃					
		1.2	1.8	mA	+85℃					
	Extended devices	1.2	1.8	mA	+125℃					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° \leq TA \leq +85 $^{\circ}$ for industrial								
	220/1320 Istrial, Extended)		rd Oper ng temp		-40℃ ≤ TA	s otherwise stated ≤ +85℃ for indust ≤ +125℃ for exter	rial			
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ^(2,3)									
	PIC18LF1220/1320	4.7	8	μA	-40℃					
		5.0	8	μA	+25°C	VDD = 2.0V				
		5.8	11	μΑ	+85°C	-				
	PIC18LF1220/1320	7.0	11	μΑ	-40℃		Fosc = 31 kHz (RC_IDLE mode, Internal oscillator source)			
		7.8	11	μA	+25°C	VDD = 3.0V				
		8.7	15	μΑ	+85°C					
	All devices	12	16	μΑ	-40 ℃					
		14	16	μA	+25°C	VDD = 5.0V				
		14	22	μΑ	+85°C	VDD = 5.0V				
	Extended devices	25	75	μΑ	+125℃					
	PIC18LF1220/1320	75	150	μA	-40℃					
		85	150	μΑ	+25°C	VDD = 2.0V				
		95	150	μΑ	+85°C					
	PIC18LF1220/1320	110	180	μΑ	-40℃	-				
		125	180	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz (RC_IDLE mode,			
		135	180	μΑ	+85°C		Internal oscillator source)			
	All devices	180	380	μΑ	-40℃					
		195	380	μΑ	+25°C					
		200	380	μΑ	+85°C	100 - 0.01				
	Extended devices	350	435	μA	+125℃					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to + 70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° \leq TA \leq +85 $^{\circ}$ for industrial							
PIC18F1 (Indu		rd Oper ng temp		-40℃ ≤ TA	s otherwise stated $\leq +85$ °C for industr $\leq +125$ °C for exter	rial			
Param No.	Тур	Max	Units		Condit	ions			
	Supply Current (IDD) ^(2,3)								
	PIC18LF1220/1320	140	275	μΑ	-40℃				
		140	275	μΑ	+25°C	VDD = 2.0V			
		150	275	μΑ	+85°C				
	PIC18LF1220/1320	220	375	μΑ	-40℃		Fosc = 4 MHz (RC_IDLE mode, Internal oscillator source)		
		220	375	μΑ	+25°C	VDD = 3.0V			
		220	375	μΑ	+85°C				
	All devices	390	800	μΑ	-40℃				
		400	800	μA	+25°C	VDD = 5.0V			
		380	800	μA	+85°C	100 - 0.01			
	Extended devices	410	800	μA	+125℃				
	PIC18LF1220/1320	150	250	μΑ	-40℃	_			
		150	250	μΑ	+25°C	VDD = 2.0V			
		160	250	μΑ	+85°C				
	PIC18LF1220/1320	340	350	μΑ	-40℃	-	Fosc = 1 MHz		
		300	350	μΑ	+25°C	VDD = 3.0V	(PRI_RUN mode,		
		280	350	μΑ	+85°C		EC oscillator)		
	All devices	0.72	1.0	mA	-40℃				
		0.63	1.0	mA	+25℃	VDD = 5.0V			
		0.58	1.0	mA	+85℃				
	Extended devices	0.53	1.0	mA	+125℃				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40 °C \leq TA \leq +85 °C for industrial									
	220/1320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units		Conditi	ons				
	Supply Current (IDD) ^(2,3)										
	PIC18LF1220/1320	415	600	μΑ	-40°C						
		425	600	μA	+25°C	VDD = 2.0V					
		435	600	μA	+85°C		Fosc = 4 MHz (PRI_RUN mode, EC oscillator)				
	PIC18LF1220/1320	0.87	1.0	mA	-40℃						
		0.75	1.0	mA	+25℃	V DD = 3.0V					
		0.75	1.0	mA	+85℃						
	All devices	1.6	2.0	mA	-40℃						
		1.6	2.0	mA	+25℃	VDD = 5.0V					
		1.5	2.0	mA	+85℃	VDD = 5.0V					
	Extended devices	1.5	2.0	mA	+125℃						
	Extended devices	6.3	9.0	mA	+125℃	V DD = 4.2V	Fosc = 25 MHz				
		9.7	10.0	mA	+125℃	V DD = 5.0V	(PRI_RUN mode, EC oscillator)				
	All devices	9.4	12	mA	-40℃						
		9.5	12	mA	+25℃	V DD = 4.2V					
		9.6	12	mA	+85℃		Fosc = 40 MHz (PRI_RUN mode,				
	All devices	11.9	15	mA	-40℃		EC oscillator)				
		12.1	15	mA	+25℃	VDD = 5.0V	,				
		12.2	15	mA	+85℃						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to + 70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40 \ C \le TA \le +85 \ C$ for industrial								
PIC18F1	Standard Operating Conditions (unless otherwise stated)Operating temperature -40° \leq TA \leq +85 $^{\circ}$ for industrial -40° \leq TA \leq +125 $^{\circ}$ for extended									
Param No.	Device	Тур	Max	Units		Conditio	ns			
	Supply Current (IDD) ^(2,3)									
	PIC18LF1220/1320	35	50	μA	-40°C					
		35	50	μA	+25°C	VDD = 2.0V				
		35	60	μΑ	+85°C					
	PIC18LF1220/1320	55	80	μΑ	-40℃					
		50	80	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz (PRI_IDLE mode, EC oscillator)			
		60	100	μΑ	+85°C					
	All devices	105	150	μΑ	-40℃					
		110	150	μA	+25°C	VDD = 5.0V				
		115	150	μΑ	+85°C	VDD = 3.0V				
	Extended devices	125	300	μΑ	+125℃					
	PIC18LF1220/1320	135	180	μA	-40℃					
		140	180	μΑ	+25°C	VDD = 2.0V				
		140	180	μΑ	+85°C					
	PIC18LF1220/1320	215	280	μΑ	-40℃					
		225	280	μΑ	+25°C	VDD = 3.0V	Fosc = 4 MHz (PRI IDLE mode,			
		230	280	μΑ	+85°C		EC oscillator)			
	All devices	410	525	μΑ	-40℃					
		420	525	μΑ	+25°C	VDD = 5.0V				
		430	525	μΑ	+85°C					
	Extended devices	450	800	μΑ	+125℃					
	Extended devices	2.2	3.0	mA	+125℃	V DD = 4.2V	Fosc = 25 MHz			
		2.7	3.5	mA	+125℃	V DD = 5.0V	(PRI_IDLE mode, EC oscillator)			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to + 70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40 °C \leq TA \leq +85 °C for industrial							
PIC18F1 (Indu	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40 \ C \le TA \le +85 \ C$ for industrial $-40 \ C \le TA \le +125 \ C$ for extended								
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	All devices	3.2	4.1	mA	-40°C				
		3.2	4.1	mA	+25℃	V DD = 4.2 V	Fosc = 40 MHz (PRI_IDLE mode, EC oscillator)		
		3.3	4.1	mA	+85℃				
	All devices	4.0	5.1	mA	-40℃				
		4.1	5.1	mA	+25℃	VDD = 5.0V			
		4.1	5.1	mA	+85℃				
	PIC18LF1220/1320	5.1	9	μΑ	-10°C		Fosc = 32 kHz ⁽⁴⁾ (SEC_RUN mode, Timer1 as clock)		
		5.8	9	μA	+25°C	VDD = 2.0V			
		7.9	11	μΑ	+70°C				
	PIC18LF1220/1320	7.9	12	μΑ	-10°C				
		8.9	12	μA	+25°C	VDD = 3.0V			
		10.5	14	μΑ	+70°C				
	All devices	12.5	20	μΑ	-10°C				
		16.3	20	μA	+25°C	VDD = 5.0V			
		18.4	25	μΑ	+70°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to + 70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F1220/1320 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40 °C \leq TA \leq +85 °C for industrial -40 °C \leq TA \leq +125 °C for extended							
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC18LF1220/1320	9.2	15	μΑ	-10℃				
		9.6	15	μA	+25°C	VDD = 2.0V VDD = 3.0V	Fosc = 32 kHz ⁽⁴⁾ (SEC_IDLE mode, Timer1 as clock)		
		12.7	18	μA	+70°C				
	PIC18LF1220/1320	22	30	μA	-10℃				
		21	30	μA	+25°C				
		20	35	μΑ	+70°C				
	All devices	50	80	μΑ	-10℃				
		45	80	μΑ	+25°C	VDD = 5.0V			
		45	80	μA	+70°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF1220/1320 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° \leq TA \leq +85 $^{\circ}$ C for industrial								
PIC18F1220/1320 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units	Conditions					
Module Differential Currents (ΔΙωστ, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑΟ)										
D022	Watchdog Timer	1.5	4.0	μΑ	-40°C					
(Δ IWDT)		2.2	4.0	μA	+25°C	VDD = 2.0V				
		3.1	5.0	μA	+85°C					
		2.5	6.0	μΑ	-40℃					
		3.3	6.0	μΑ	+25°C	VDD = 3.0V				
		4.7	7.0	μΑ	+85°C					
		3.7	10.0	μΑ	-40°C					
		4.5	10.0	μΑ	+25°C	VDD = 5.0V				
		6.1	13.0	μA	+85°C					
D022A (∆IBOR)	Brown-out Reset	19	35.0	μΑ	-40°C to +85°C	VDD = 3.0V				
		24	45.0	μA	-40°C to +85°C	VDD = 5.0V				
D022B	Low-Voltage Detect	8.5	25.0	μΑ	-40°C to +85°C	VDD = 2.0V				
(∆ILVD)		16	35.0	μΑ	-40°C to +85°C	VDD = 3.0V				
		20	45.0	μΑ	-40°C to +85°C	VDD = 5.0V				
D025	Timer1 Oscillator	1.7	3.5	μΑ	-40°C	VDD = 2.0V	32 kHz on Timer1 ⁽⁴⁾			
(∆IOSCB)		1.8	3.5	μΑ	+25°C					
		2.1	4.5	μΑ	+85°C					
		2.2	4.5	μA	-40°C					
		2.6	4.5	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽⁴⁾			
		2.8	5.5	μΑ	+85°C					
		3.0	6.0	μΑ	-40°C					
		3.3	6.0	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽⁴⁾			
		3.6	7.0	μA	+85°C					
D026 (ΔΙΑD)	A/D Converter	1.0	3.0	μA	-40°C to +85°C	VDD = 2.0V				
		1.0	4.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on not converting			
		2.0	10.0	μA	-40°C to +85°C	VDD = 5.0V	A/D on, not converting			
		1.0	8.0	μA	-40°C to +125°C	VDD = 5.0V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to + 70°C. Extended temperature crystals are available at a much higher cost.

22.3 DC Characteristics: PIC18F1220/1320 (Industrial) PIC18LF1220/1320 (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature -40 $C \le TA \le +85$ C for industrial -40 $C \le TA \le +125$ C for extended					
Param No.	Symbol	Characteristic	Min Max		Units	Conditions		
	VIL	Input Low Voltage						
		I/O ports:						
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V		
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$		
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V			
D032		MCLR	Vss	0.2 Vdd	V			
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V			
D033		OSC1 (in RC and EC mode) ⁽¹⁾	Vss	0.2 Vdd	V			
	Viн	Input High Voltage						
		I/O ports:						
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V		
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$		
D041		with Schmitt Trigger buffer	0.8 Vdd	Vdd	V			
D042		MCLR, OSC1 (EC mode)	0.8 Vdd	Vdd	V			
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	1.6 Vdd	Vdd	V			
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V			
	lı∟	Input Leakage Current ^(2,3)			1			
D060		I/O ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
D061		MCLR		±5	μA	$VSS \le VPIN \le VDD$		
D063		OSC1		±5	μA	$VSS \le VPIN \le VDD$		
	IPU	Weak Pull-up Current						
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

22.3 DC Characteristics: PIC18F1220/1320 (Industrial) PIC18LF1220/1320 (Industrial) (Continued)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40\ \mbox{C} \leq TA \leq +85\ \mbox{C} \ \mbox{for industrial} \\ -40\ \mbox{C} \leq TA \leq +125\ \mbox{C} \ \mbox{for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D083		OSC2/CLKO (RC mode)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
	Voh	Output High Voltage ⁽³⁾						
D090		I/O ports	VDD - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D092		OSC2/CLKO (RC mode)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C		
D150	Vod	Open-Drain High Voltage		8.5	V	RA4 pin		
		Capacitive Loading Specs on Output Pins						
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	50	pF	To meet the AC timing specifications		
D102	Св	SCL, SDA	—	400	pF	In I ² C mode		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

IABLE	22-1:	MEMORY PROGRAMMING	REQUIR	EMENI	5				
DC CH	ARACTI	ERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Internal Program Memory Programming Specifications ⁽¹⁾							
D110	VPP	Voltage on MCLR/VPP pin	9.00	_	13.25	V	(Note 2)		
D112	IPP	Current into MCLR/VPP pin	_	_	5	μA			
D113	IDDP	Supply Current during Programming	—	—	10	mA			
		Data EEPROM Memory							
D120	ED	Byte Endurance	100K	1M	—	E/W	-40°C to +85°C		
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage		
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms			
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽³⁾	1M	10M	—	E/W	-40℃ to +85℃		
		Program Flash Memory							
D130	Еρ	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN	—	5.5	V	Vміn = Minimum operating voltage		
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port		
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port		
D132B	Vpew	VDD for Self-Timed Write	VMIN	-	5.5	V	VMIN = Minimum operating voltage		
D133	TIE	ICSP™ Block Erase Cycle Time	_	4	—	ms	VDD > 4.5V		
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	_	_	ms	VDD > 4.5V		

TABLE 22-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2

ms

Year Provided no other

specifications are violated

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

40

2: The pin may be kept in this range at times other than programming, but it is not recommended.

3: Refer to **Section 7.8 "Using the Data EEPROM"** for a more detailed discussion on data EEPROM endurance.

D133A Tiw

TRETD

D134

Self-Timed Write Cycle Time

Characteristic Retention






TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS

PIC18LF (Indus	1220/1320 strial)			Standard Operating Conditions (unless otherwise stated)Operating temperature -40 °C \leq TA \leq +85 °C for industrial						
	PIC18F1220/1320 (Industrial, Extended)				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Charac	cteristic	Min	Тур†	Max	Units	Conditions		
D420D		LVD Voltage on VDD T	Industria	al Low Vol	tage (-10	℃ to +85°	C)			
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved		
			LVDL<3:0> = 0010	2.08	2.26	2.44	V			
			LVDL<3:0> = 0011	2.26	2.45	2.65	V			
			LVDL<3:0> = 0100	2.35	2.55	2.76	V			
			LVDL<3:0> = 0101	2.55	2.77	2.99	V			
			LVDL<3:0> = 0110	2.64	2.87	3.10	V			
			LVDL<3:0> = 0111	2.82	3.07	3.31	V			
			LVDL<3:0> = 1000	3.09	3.36	3.63	V			
			LVDL<3:0> = 1001	3.29	3.57	3.86	V			
			LVDL<3:0> = 1010	3.38	3.67	3.96	V			
			LVDL<3:0> = 1011	3.56	3.87	4.18	V			
			LVDL<3:0> = 1100	3.75	4.07	4.40	V			
			LVDL<3:0> = 1101	3.93	4.28	4.62	V			
			LVDL<3:0> = 1110	4.23	4.60	4.96	V			

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications ov er temperature limits ensured by characterization.

TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

PIC18LF1 (Indus				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40 \ \ \le TA \le +85 \ \ \ \ for industrial$					
PIC18F12 (Indus	2 20/1320 strial, Exter	nded)		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Chara	cteristic	Min	Тур†	Max	Units	Conditions	
D420F		LVD Voltage on VDD T	ransition High-to-Low	Industria	al Low Vol	tage (-40)℃ to -10℃	C)	
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	1.99	2.26	2.53	V		
			LVDL<3:0> = 0011	2.16	2.45	2.75	V		
			LVDL<3:0> = 0100	2.25	2.55	2.86	V		
			LVDL<3:0> = 0101	2.43	2.77	3.10	V		
			LVDL<3:0> = 0110	2.53	2.87	3.21	V		
			LVDL<3:0> = 0111	2.70	3.07	3.43	V		
			LVDL<3:0> = 1000	2.96	3.36	3.77	V		
			LVDL<3:0> = 1001	3.14	3.57	4.00	V		
			LVDL<3:0> = 1010	3.23	3.67	4.11	V		
			LVDL<3:0> = 1011	3.41	3.87	4.34	V		
			LVDL<3:0> = 1100	3.58	4.07	4.56	V		
			LVDL<3:0> = 1101	3.76	4.28	4.79	V		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
		LVD Voltage on VDD T	ransition High-to-Low	Industrial (-10°C to +85°C)					
D420G		PIC18F1220/1320	LVDL<3:0> = 1101	3.93	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
		LVD Voltage on VDD T	ransition High-to-Low	Industria	al (-40°C to	o -10℃)			
D420H		PIC18F1220/1320	LVDL<3:0> = 1101	3.76	4.28	4.79	V		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
		LVD Voltage on VDD T	ransition High-to-Low	Extende	d (-10℃ t	o +85℃)			
D420J		-	LVDL<3:0> = 1101	3.94	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
		LVD Voltage on VDD T	ransition High-to-Low	Extende	l d (-40℃ t	o -10℃.	+85℃ to	+125℃)	
D420K			LVDL<3:0> = 1101	3.77	4.28	4.79	V	,	
			LVDL<3:0> = 1110	4.05	4.60	5.15	V		
			LVDL<3:0> = 1110	4.05	4.60	5.15	V		

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications ov er temperature limits ensured by characterization.

22.4 AC (Timing) Characteristics

22.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. Tcc:s⊤	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


22.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 22-3 apply to all timing specifications unless otherwise noted. Figure 22-5 specifies the load conditions for the timing specifications.

TABLE 22-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	-40°C \leq TA \leq +125°C for extended						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 22.1 and						
	Section 22.3.						
	LF parts operate for industrial temperatures only.						

FIGURE 22-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



22.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 22-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO (LF and Industrial)
			DC	25	MHz	EC, ECIO (Extended)
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC oscillator
			DC	1	MHz	XT oscillator
			DC	25	MHz	HS oscillator
			1	10	MHz	HS + PLL oscillator
			DC	33	kHz	LP Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	25	—	ns	EC, ECIO (LF and Industrial)
			40	—	ns	EC, ECIO (Extended)
		Oscillator Period ⁽¹⁾	250	—	ns	RC oscillator
			1000	—	ns	XT oscillator
			25	—	ns	HS oscillator
			100	1000	ns	HS + PLL oscillator
		(1)	30	—	μs	LP oscillator
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1)	30	—	ns	XT oscillator
	TosH	High or Low Time	2.5	—	μs	LP oscillator
			10	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1)	—	20	ns	XT oscillator
	TosF	Rise or Fall Time	—	50	ns	LP oscillator
				7.5	ns	HS oscillator

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym Characteristic		Min	Тур†	Мах	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		10	MHz	HS and HSPLL mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HSPLL mode only
F12	TPLL	PLL Start-up Time (Lock Time)			2	ms	HSPLL mode only
F13	∆CLK	CLKO Stability (Jitter)	-2		+2	%	HSPLL mode only

TABLE 22-5: PLL CLOCK TIMING SPECIFICATIONS, HS/HSPLL MODE (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 22-6:INTERNAL RC ACCURACY: PIC18F1220/1320 (INDUSTRIAL)PIC18LF1220/1320 (INDUSTRIAL)

PIC18LF1 (Indus	1 220/1320 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F12 (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature -40 °C \leq TA \leq +85 °C for industrial -40 °C \leq TA \leq +125 °C for extended							
Param No.	Device	Min	Тур	Max	Units	Conditions				
	INTOSC Accuracy @ Freq	= 8 MHz,	8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾							
	PIC18LF1220/1320	-2	+/-1	2	%	+25℃	V DD = 2.7-3.3V			
		-5	—	5	%	-10℃ to +85℃	V DD = 2.7-3.3V			
		-10	—	10	%	-40℃ to +85℃	V DD = 2.7-3.3V			
	PIC18F1220/1320PIC18F	-2	+/-1	2	%	+25℃	VDD = 4.5-5.5V			
	1220/1320	-5		5	%	-10℃ to +85℃	VDD = 4.5-5.5V			
		-10		10	%	-40℃ to +85℃	VDD = 4.5-5.5V			
	INTRC Accuracy @ Freq =	31 kHz ⁽²⁾								
	PIC18LF1220/1320	26.562	_	35.938	kHz	-40℃ to +85℃	V DD = 2.7-3.3V			
	PIC18F1220/1320PIC18F 1220/1320	26.562		35.938	kHz	-40℃ to +85℃	VDD = 4.5-5.5V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature and V DD drift.

2: INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.






TABLE 22-7:	CLKO AND I/O TIMING REQUIREMENTS	

Param. No.	Symbol	Characteristic	;	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKO↓	_	75	200	ns	(Note 1)	
11	TosH2ckH	OSC1↑ to CLKO↑		—	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	TckF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TckL2ioV	CLKO↓ to Port Out Valid		—	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKO↑	0.25 TCY + 25	_	_	ns	(Note 1)	
16	TckH2iol	Port In Hold after CLKO↑		0	_	_	ns	(Note 1)
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port Ou	ut Valid	—	50	150	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	PIC18F1X20	100	_	_	ns	
18A		Input Invalid (I/O in hold time)	PIC18LF1X20	200	_	_	ns	
19	TioV2osH	Port Input Valid to OSC1↑ (I/O in setup time)	·	0	_	—	ns	
20	TioR	Port Output Rise Time	PIC18F1X20	—	10	25	ns	
20A			PIC18LF1X20	—	—	60	ns	
21	TioF	Port Output Fall Time	PIC18F1X20	—	10	25	ns	
21A			PIC18LF1X20	—		60	ns	

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 22-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 22-9: BROWN-OUT RESET TIMING





TABLE 22-8:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	—	μs	
31	Twdt	Watchdog Timer Time-out Period (No postscaler)	3.48	4.00	4.71	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc		Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	—	65.5	132	ms	
34	Tıoz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200		_	μs	$VDD \le BVDD$ (see D005)
36	Tivrst	Time for Internal Reference Voltage to become stable	—	20	50	μs	
37	Tlvd	Low-Voltage Detect Pulse Width	200		—	μs	$VDD \leq VLVD$






Param No.	Symbol	c	Characteristic		Min	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse	Width	No prescaler	0.5 TCY + 20		ns	
				With prescaler	10		ns	
41	Tt0L	T0CKI Low Pulse	Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	_	ns	
42	Tt0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T13CKI High Time	Synchronous, r	no prescaler	0.5 TCY + 20	_	ns	
			Synchronous,	PIC18F1X20	10	_	ns	
			with prescaler	PIC18LF1X20	25		ns	
			Asynchronous	PIC18F1X20	30	_	ns	
				PIC18LF1X20	50	_	ns	
46	Tt1L	T13CKI Low Time	Synchronous, no prescaler		0.5 TCY + 5	_	ns	
			Synchronous,	PIC18F1X20	10		ns	
			with prescaler	PIC18LF1X20	25	_	ns	
			Asynchronous	PIC18F1X20	30	_	ns	
				PIC18LF1X20	50		ns	
47	Tt1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	—	ns	N = prescale value (1, 2, 4, 8)
		Asynchronous			60	_	ns	
	Ft1	T13CKI Oscillator	Input Frequency Range		DC	50	kHz	
48	Tcke2tmrl	Delay from Externa Timer Increment	al T13CKI Clock	Edge to	2 Tosc	7 Tosc	—	

TABLE 22-9: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

FIGURE 22-11: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)



Param. No.	Symbol	Characteristic			Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	No prescaler (ns	
		Time	With prescaler	PIC18F1X20	10		ns	
				PIC18LF1X20	20	_	ns	
51	51 TccH CCPx Input Hig		No prescaler		0.5 TCY + 20	_	ns	
		Time	With prescaler	PIC18F1X20	10	_	ns	
				PIC18LF1X20	20	_	ns	
52	TccP	CCPx Input Period		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)	
53	53 TccR CCPx Output Fall		Time	PIC18F1X20	—	25	ns	
			PIC18LF1X20		—	45	ns	
54	54 TccF CCPx Output Fall Time		Time	PIC18F1X20	—	25	ns	
				PIC18LF1X20	—	45	ns	

TABLE 22-10: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)






TABLE 22-11: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic			Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18F1X20	—	40	ns	
			PIC18LF1X20	—	100	ns	
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18F1X20	—	20	ns	
		(Master mode)	PIC18LF1X20	—	50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18F1X20	—	20	ns	
			PIC18LF1X20	_	50	ns	




FIGURE 22-13: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING

TABLE 22-12: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (MASTER & SLAVE)</u> Data Hold before CK↓ (DT hold time)	10	_	ns	
126	TckL2dtl	Data Hold after CK \downarrow (DT hold time)	15	_	ns	

TABLE 22-13: A/D CONVERTER CHARACTERISTICS: PIC18F1220/1320 (INDUSTRIAL) PIC18LF1220/1320 (INDUSTRIAL)

Param No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution		_		10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity	Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linea	rity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error		_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error		_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity		gu	arantee	d ⁽²⁾	_	
A20	$\Delta VREF$	Reference Voltag (VREFH – VREFL)	je Range	3	_	AVDD – AVSS	V	For 10-bit resolution
A21	Vrefh	Reference Voltag	je High	AVss + 3.0V	_	AVDD + 0.3V	V	For 10-bit resolution
A22	Vrefl	Reference Voltag	je Low	AVss-0.3V	_	AVDD - 3.0V	V	For 10-bit resolution
A25	VAIN	Analog Input Vol	age	VREFL	_	Vrefh	V	
A28	AVdd	Analog Supply V	oltage	Vdd - 0.3	_	VDD + 0.3	V	
A29	AVss	Analog Supply V	oltage	Vss – 0.3	_	Vss + 0.3	V	
A30	ZAIN	Recommended I Analog Voltage S		—	_	2.5	kΩ	
A40	IAD	A/D Conversion	PIC18F1X20	_	180	—	μA	Average current
		Current (VDD)	PIC18LF1X20	—	90	_	μΑ	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Current (Note 3)				±5 ±150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current specification includes any such leakage from the A/D module.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVss, whichever is selected as the VREFL source.






TABLE 22-14: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	I Characteristic		Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18F1X20	1.6	20 ⁽⁵⁾	μs	Tosc based, VREF ≥ 3.0V
			PIC18LF1X20	3.0	20 ⁽⁵⁾	μs	Tosc based, VREF full range
			PIC18F1X20	2.0	6.0	μs	A/D RC mode
			PIC18LF1X20	3.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 1)		11	12	Tad	
132	TACQ	Acquisition Time (Note 3)		15 10		μs μs	$-40^{\circ}C \le Temp \le +125^{\circ}C$ $0^{\circ}C \le Temp \le +125^{\circ}C$
135	Tswc	Switching Time from Co	onvert \rightarrow Sample		(Note 4)		
136	Тамр	Amplifier Settling Time	(Note 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 17.0 "10-Bit Analog-to-Digital Converter (A/D) Module" for minimum conditions when input voltage has changed more than 1 LSb.

3: The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVss, or AVss to AVDD). The source impedance (*Rs*) on the input channels is 50Ω .

- 4: On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.


NOTES:

23.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.













FIGURE 23-3: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +125°C










FIGURE 23-5: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +125°C


















FIGURE 23-9: MAXIMUM IDD vs. Fosc OVER VDD PRI_IDLE, EC MODE, -40°C TO +85°C









FIGURE 23-11: TYPICAL IDD vs. Fosc OVER VDD PRI_IDLE, EC MODE, +25℃








FIGURE 23-13: TYPICAL IDD vs. Fosc OVER VDD PRI_IDLE, EC MODE, +25°C






FIGURE 23-15: TYPICAL IPD vs. VDD (+25℃), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED




FIGURE 23-16: MAXIMUM IPD vs. VDD (-40°C TO +125°C), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED




FIGURE 23-17: TYPICAL AND MAXIMUM IPD vs. VDD (-40°C TO +125°C), 31.25 kHz RC_RUN MODE, ALL PERIPHERALS DISABLED




FIGURE 23-18: TYPICAL IPD vs. VDD (+25℃), 125 kHz TO 8 MHz RC_IDLE MODE, ALL PERIPHERALS DISABLED




FIGURE 23-19: MAXIMUM IPD vs. VDD (-40°C TO +125°C), 125 kHz TO 8 MHz RC_IDLE MODE, ALL PERIPHERALS DISABLED




FIGURE 23-20: TYPICAL AND MAXIMUM IPD vs. VDD (-40°C TO +125°C), 31.25 kHz RC_IDLE MODE, ALL PERIPHERALS DISABLED




FIGURE 23-21: IPD SEC_RUN MODE, -10°C TO +70°C, 32.768 kHz XTAL, 2 x 22 pF, ALL PERIPHERALS DISABLED





FIGURE 23-22: IPD SEC_IDLE MODE, -10°C TO +70°C, 32.768 kHz, 2 x 22 pF, ALL PERIPHERALS DISABLED






FIGURE 23-23: TOTAL IPD, -40℃ TO +125℃ SLEEP MODE, ALL PERIPHERALS DISABLED






FIGURE 23-25: VOH VS. IOH OVER TEMPERATURE (-40°C TO +125°C), V DD = 5.0V





FIGURE 23-26: Vol vs. IoL OVER TEMPERATURE (-40°C TO +125°C), V DD = 3.0V







FIGURE 23-27: Vol vs. IoL OVER TEMPERATURE (-40°C TO +125°C), V DD = 5.0V

FIGURE 23-28: △IPD TIMER1 OSCILLATOR, -10℃ TO +70℃ SLEEP MODE, TMR1 COUNTER DISABLED







FIGURE 23-29: △IPD FSCM vs. VDD OVER TEMPERATURE PRI_IDLE MODE, EC OSCILLATOR AT 32 kHz, -40℃ TO +125℃











FIGURE 23-32: \triangle IPD BOR vs. VDD, -40°C TO +125°C SLEEP MODE,
BORV1:BORV0 = 11 (2V)






FIGURE 23-33: △IPD A/D, -40℃ TO +125℃ SLEEP MODE, A/D ENABLED (NOT CONVERTING)

FIGURE 23-34: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 20 pF, TEMPERATURE = $+25^{\circ}$ C




FIGURE 23-35: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 100 pF, TEMPERATURE = +25°C






FIGURE 23-36: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 300 pF, TEMPERATURE = $+25^{\circ}$ C



24.0 PACKAGING INFORMATION

24.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC



20-Lead SSOP



28-Lead QFN



Example



Example



Example



Example




Legend	: XXX Y YY WW NNN (©3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

24.2 Package Details

The following sections give the technical details of the packages.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
	Dimension Limits			MAX		
Number of Pins	N		18	•		
Pitch	е		.100 BSC			
Top to Seating Plane	A	-	-	.210		
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.300	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.880	.900	.920		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.014		
Upper Lead Width	b1	.045	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	-	-	.430		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS	;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	18		
Pitch	е	1.27 BSC		
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	11.55 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		6
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е	0.65 BSC		
Overall Height	Α	_	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

PIC18F1220/1320

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (August 2002)

Original data sheet for PIC18F1220/1320 devices.

Revision B (November 2002)

This revision includes significant changes to **Section 2.0**, **Section 3.0** and **Section 19.0**, as well as updates to the Electrical Specifications in **Section 22.0** and includes minor corrections to the data sheet text.

Revision C (May 2004)

This revision includes updates to the Electrical Specifications in **Section 22.0**, the DC and AC Characteristics Graphs and Tables in **Section 23.0** and includes minor corrections to the data sheet text.

Revision D (October 2006)

This revision includes updates to the packaging diagrams.

Revision E (January 2007)

This revision includes updates to the packaging diagrams.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F1220	PIC18F1320
Program Memory (Bytes)	4096	8192
Program Memory (Instructions)	2048	4096
Interrupt Sources	15	15
I/O Ports	Ports A, B	Ports A, B
Enhanced Capture/Compare/PWM Modules	1	1
10-bit Analog-to-Digital Module	7 input channels	7 input channels
Packages	18-pin SDIP 18-pin SOIC 20-pin SSOP 28-pin QFN	18-pin SDIP 18-pin SOIC 20-pin SSOP 28-pin QFN

Revision F (February 2007)

This revision includes updates to the packaging diagrams.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to an enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442".* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*.

This Application Note is available as Literature Number DS00726.

PIC18F1220/1320

NOTES:

INDEX

Α

A/D	. 155
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADRESH Register	
ADRESH/ADRESL Registers	
ADRESL Register	
Analog Port Pins, Configuring	
Associated Registers	
Configuring the Module	
Conversion Clock (Tad)	
Conversion Requirements	265
Conversion Status (GO/DONE Bit)	158
Conversions	
Converter Characteristics	
Operation in Low-Power Modes	
Selecting, Configuring Automatic	
Acquisition Time	161
Special Event Trigger (CCP)	
Special Event Trigger (CCP1)	
Use of the CCP1 Trigger	
Vref+ and Vref- References	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Conditions	
Load Conditions for Device	
Timing Specifications	256
Parameter Symbology	
Temperature and Voltage Specifications	
ADCON0 Register	155
GO/DONE Bit	
ADCON1 Register	
ADCON2 Register	155
ADDLW	
ADDWF	-
ADDWFC	
ADRESH Register	
ADRESH/ADRESL Registers	
ADRESL Register	
Analog-to-Digital Converter. See A/D.	
ANDLW	198
ANDWF	
Assembler	
MPASM Assembler	234
Auto-Wake-up on Sync Break Character	
- ,	

Low-Voltage Detect (LVD) with External Input 166
MCLR/VPP/RA5 Pin 89
On-Chip Reset Circuit 33
OSC1/CLKI/RA7 Pin 88
OSC2/CLKO/RA6 Pin 88
PIC18F1220/13207
PLL
RA3:RA0 Pins 88
RA4/T0CKI Pin
RB0/AN4/INT0 Pin
RB1/AN5/TX/CK/INT1 Pin91
RB2/P1B/INT2 Pin
RB3/CCP1/P1A Pin
RB4/AN6/RX/DT/KBI0 Pin94
RB5/PGM/KBI1 Pin95
RB6/PGC/T10SO/T13CKI/P1C/KBI2 Pin
RB7/PGD/T1OSI/P1D/KBI3 Pin
Reads from Flash Program Memory
System Clock 16
Table Read Operation
Table Write Operation58
Table Writes to Flash Program Memory
Timer0 in 16-Bit Mode 100
Timer0 in 8-Bit Mode 100
Timer1
Timer1 (16-Bit Read/Write Mode) 104
Timer2 110
Timer3
Timer3 (16-bit Read/Write Mode) 112
WDT
BN
BNC
BNN
BNOV
BNZ
BOR. See Brown-out Reset.
BOV
BRA
Break Character (12-bit) Transmit and Receive
Brown-out Reset (BOR)
BSF
BTFSC
BTFSS
BTG
BZ

С

-	
C Compilers	
MPLAB C18	234
MPLAB C30	234
CALL	206
Capture (CCP Module)	116
CCP Pin Configuration	116
CCPR1H:CCPR1L Registers	116
Software Interrupt	116
Timer1/Timer3 Mode Selection	116
Capture, Compare, Timer1 and Timer3	
Associated Registers	118

В

BC BCF	
Block Diagrams	
A/D	158
Analog Input Model	159
Capture Mode Operation	117
Compare Mode Operation	118
Enhanced PWM	120
EUSART Receive	143
EUSART Transmit	141
Fail-Safe Clock Monitor	182

Capture/Compare/PWM (CCP)
Capture Mode. See Capture.
CCP1
CCPR1H Register116
CCPR1L Register116
Compare Mode. See Compare.
Timer Resources116
Clock Sources15
Selection Using OSCCON Register16
Clocking Scheme
CLRF
CLRWDT
Code Examples
16 x 16 Signed Multiply Routine72
16 x 16 Unsigned Multiply Routine72
8 x 8 Signed Multiply Routine71
8 x 8 Unsigned Multiply Routine71
Changing Between Capture Prescalers
Computed GOTO Using an Offset Value
Data EEPROM Read
Data EEPROM Refresh Routine70
Data EEPROM Write
Erasing a Flash Program Memory Row62
Fast Register Stack
How to Clear RAM (Bank 1) Using
Indirect Addressing
Implementing a Real-Time Clock Using a
Timer1 Interrupt Service
Initializing PORTA
Initializing PORTB
Reading a Flash Program Memory Word61
Saving Status, WREG and
BSR Registers in RAM
Writing to Flash Program Memory
COMF
Compare (CCP Module)117 CCP Pin Configuration
CCP PIN Conliguration
Software Interrupt
Software interrupt
Timer1/Timer3 Mode Selection
Compare (CCP1 Module)
Special Event Trigger
Computed GOTO
Configuration Bits
Context Saving During Interrupts
Conversion Considerations
CPFSEQ
CPFSGT
CPFSLT
Customer Change Notification Service
Customer Notification Service
Customer Support
D

L

Data EEPROM Memory	67
Associated Registers	70
EEADR Register	67
EECON1 Register	67
EECON2 Register	67
Operation During Code-Protect	70
Protection Against Spurious Write	69
Reading	69
Using	70
Write Verify	69
Writing	69

Data Memory	. 47
General Purpose Registers	
Map for PIC18F1220/1320 Devices	
Special Function Registers	
DAW DC and AC Characteristics	210
Graphs and Tables	267
DC Characteristics	
Power-Down and Supply Current	
Supply Voltage	
DCFSNZ	
DECF	
DECFSZ	
Details on Individual Family Members	
Development Support	233
Device Differences	291
Direct Addressing	. 54
E	
-	
Effects of Power Managed Modes on	
Various Clock Sources	
Electrical Characteristics	
Enhanced Capture/Compare/PWM (ECCP)	
Outputs	116
PWM Mode. See PWM (ECCP Module). Enhanced PWM Mode. See PWM (ECCP Module)	110
Enhanced Universal Synchronous Asynchronous	119
Receiver Transmitter (EUSART)	121
Equations	131
16 x 16 Signed Multiplication Algorithm	72
16 x 16 Unsigned Multiplication Algorithm	
A/D Minimum Charging Time	
Acquisition Time	
Errata EUSART	
Errata	4
Errata	4 140
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive	4 140 146 144
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit	4 140 146 144 142
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break	4 140 146 144 142 145
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver	4 140 146 144 142 145
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with	4 140 146 144 142 145 143
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect	4 140 146 144 142 145 143
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter	4 140 146 144 142 145 143 143 140
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG)	4 140 146 144 142 145 143 143 143 143
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers	4 140 146 144 142 145 143 143 143 143 135 136
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect	4 140 146 144 142 145 143 143 143 143 135 136 139
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating	4 140 146 144 142 145 143 143 143 135 136 139 135
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes	4 140 146 144 142 145 143 143 143 135 136 135 136
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit)	4 140 146 144 142 145 143 143 143 135 136 135 136 135
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation	4 140 146 144 142 143 143 143 143 135 136 135 135
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation Sampling	4 140 146 144 142 145 143 143 143 135 136 135 135 135
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation Sampling Serial Port Enable (SPEN Bit)	4 140 146 144 142 145 143 143 143 143 135 136 135 135 135 135 131
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation Sampling	4 140 146 144 142 145 143 143 143 135 136 135 135 135 135 131 148
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation Sampling Serial Port Enable (SPEN Bit) Synchronous Master Mode	4 140 146 144 142 145 143 143 143 135 136 135 135 135 135 131 148 151
Errata EUSART Asynchronous Mode	4 140 146 144 142 145 143 143 143 135 136 135 135 135 135 135 135 135 135 135 135
Errata EUSART Asynchronous Mode 12-bit Break Transmit and Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Receiver Setting up 9-bit Mode with Address Detect Transmitter Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Power Managed Mode Operation Sampling Serial Port Enable (SPEN Bit) Synchronous Master Mode Associated Registers, Reception Associated Registers, Transmit Reception Transmission	4 140 146 144 142 145 143 143 143 135 136 135 135 135 135 135 135 135 135 135 135
Errata EUSART Asynchronous Mode	4 140 146 144 142 145 143 143 143 135 136 135 135 135 135 135 135 135 135 135 135
Errata EUSART Asynchronous Mode	4 140 144 142 145 143 143 140 135 136 135 135 135 135 135 135 131 148 151 149 150 148 152
Errata EUSART Asynchronous Mode	4 140 144 142 145 143 143 140 135 136 135 135 135 135 135 131 148 151 149 150 148 152
Errata EUSART Asynchronous Mode	4 140 146 144 142 145 143 140 135 136 135 135 135 135 135 135 135 135 135 135
Errata EUSART Asynchronous Mode	4 140 146 144 142 145 143 140 135 136 135 135 135 135 135 135 135 135 135 135
Errata EUSART Asynchronous Mode	4 140 146 144 142 145 143 140 135 136 135 135 135 135 135 135 135 135 135 135

F

Fail-Safe Clock Monitor	
Exiting Operation	183
Interrupts in Power Managed Modes	183
POR or Wake from Sleep	
WDT During Oscillator Failure	
Fail-Safe Clock Monitor (FSCM)	
Fast Register Stack	
Firmware Instructions	
Flash Program Memory	
Associated Registers	65
Control Registers	58
Erase Sequence	62
Erasing	62
Operation During Code-Protect	65
Reading	61
Table Latch	60
Table Pointer	60
Boundaries Based on Operation	60
Table Pointer Boundaries	60
Table Reads and Table Writes	57
Write Sequence	63
Writing to	63
Unexpected Termination	65
Write Verify	65

G

GOTO	2
GOTO21	2

Н

Hardware Multiplier	71
Introduction	71
Operation	71
Performance Comparison	71
•	

I

I/O Ports	
ID Locations	171, 188
INCF	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	171, 188
Indirect Addressing	
INDF and FSR Registers	
Operation	
Indirect Addressing Operation	
Indirect File Operand	
INFSNZ	
Initialization Conditions for All Registers	
Instruction Cycle	
Instruction Flow/Pipelining	
Instruction Set	•••••••••••••••••••••••••••••••••••••••
ADDLW	
ADDWF	
ADDWFC	
ANDLW	
ANDWF	
BC	
BCF	
BN	
BNC	
BNN	
BNOV	
BNZ	
BOV	

BRA	203
BSF	203
BTFSC	204
BTFSS	204
BTG	205
BZ	206
CALL	206
CLRF	207
CLRWDT	207
COMF	208
CPFSEQ	208
CPFSGT	209
CPFSLT	209
DAW	
DCFSNZ	-
DECF	
DECFSZ	
General Format	
GOTO	
INCF	
INCESZ	
INFSNZ	
IORWF	
LFSR	
MOVF	-
MOVFF	
MOVLB	
MOVLW	
MOVWF	
MULLW	218
MULWF	218
NEGF	219
NOP	219
POP	220
PUSH	220
RCALL	221
RESET	221
RETFIE	222
RETLW	222
RETURN	223
RLCF	223
RLNCF	
RRCF	224
RRNCF	
SETF	225
SLEEP	-
SUBFWB	-
SUBLW	
SUBWF	
SUBWFB	
SWAPF	-
TBLRD	
TBLKD TBLWT	-
TSTFSZ	
XORLW	
XORWF	
Summary Table	194
INTCON Register	
RBIF Bit	
INTCON Registers	75

Internal Oscillator Block	
Adjustment	
INTIO Modes	
INTRC Output Frequency	
OSCTUNE Register	
Internal RC Oscillator	
Use with WDT	180
Internet Address	
Interrupt Sources	
A/D Conversion Complete	
Capture Complete (CCP)	
Compare Complete (CCP)	
Interrupt-on-Change (RB7:RB4)	
INTn Pin	
PORTB, Interrupt-on-Change	
TMR0	
TMR0 TMR0 Overflow	
TMR1 Overflow	
TMR2 to PR2 Match	
TMR2 to PR2 Match (PWM)1	
TMR3 Overflow1	
Interrupts	
Enable Bits (CCP1IE Bit)	440
Flag Bits	
CCP1 Flag (CCP1IF Bit)	
CCP1IF Flag (CCP1IF Bit)	117
Interrupt-on-Change (RB7:RB4)	
Flag (RBIF Bit)	
Logic	
INTOSC Frequency Drift	
IORLW	
IORWF	
IPR Registers	
L	
	045
LFSR	
Low-Voltage Detect	
Characteristics	
Effects of a Reset	
Operation	
Current Consumption	
Reference Voltage Set Point	
Operation During Sleep	
LVD. See Low-Voltage Detect.	165

Μ

Memory Organization	41
Data Memory	
Program Memory	
Memory Programming Requirements	
Microchip Internet Web Site	302
Migration from Baseline to Enhanced Devices	
Migration from High-End to Enhanced Devices	
Migration from Mid-Range to Enhanced Devices	
MOVF	215
MOVFF	216
MOVLB	216
MOVLW	
MOVWF	217
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB ICD 2 In-Circuit Debugger	
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	
MPLAB Integrated Development	
Environment Software	

MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian
MULLW
MOLVVF
N
NEGF
New Core Features
Multiple Oscillator Options and Features
nanoWatt Technology
NOP
0
Opcode Field Descriptions 192
OPTION_REG Register
PSA Bit 101
TOCS Bit
T0PS2:T0PS0 Bits
TOSE Bit
Oscillator Configuration
Crystal/Ceramic Resonator11
EC 11
ECIO11
External Clock Input 13
HS11
HSPLL11, 12
INTIO111
INTIO211
LP11
RC11, 13
RCIO 11
XT
Oscillator Selection
Oscillator Selection
Oscillator Selection
Oscillator Selection
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 113
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 15 Oscillator Transitions 16 Oscillator, Timer1 103, 113 Oscillator, Timer3 111
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 15 Oscillator Transitions 16 Oscillator, Timer1 103, 113 Oscillator, Timer3 111
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5
Oscillator Selection
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P Packaging 285
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 112 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Transitions 16 Oscillator, Timer1 103, 11' Oscillator, Timer3 11' Other Special Features 5 P 10' Packaging 28' Details 28' Details 28' PICSTART Plus Development Programmer 23' PIE Registers 8'
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 8 P P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80
Oscillator Selection
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 102 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 Pin Functions 80 MCLR/Vpp/RA5 80 OSC1/CLKI/RA7 80
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 5 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 5 OSC2/CLKO/RA6 5
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 111 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 5 OSC2/CLKO/RA6 6 RA0/AN0 8
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Switching 17 Oscillator Switching 18, 34, 171 Oscillator Switching 18 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 8 P P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Switching 17 Oscillator Switching 18, 34, 171 Oscillator Switching 18 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 8 P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC2/CLKO/RA6 80 RA0/AN0 80 RA1/AN1/LVDIN 80 RA2/AN2/Vref- 80
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Switching 17 Oscillator Switching 18, 34, 171 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 5 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 5 MCLR/Vpp/RA5 5 OSC2/CLKO/RA6 6 RA0/AN0 6 RA1/AN1/LVDIN 6 RA2/AN2/Vref- 6 RA3/AN3/VREF+ 6
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Switching 17' Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 11' Other Special Features 6 P P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RA3/AN3/VREF+ 8 RA4/T0CKI 8
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 112 Oscillator, Timer3 111 Other Special Features 28 P 286 Marking Information 286 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC1/CLKI/RA7 80 OSC2/CLKO/RA6 80 RA0/AN0 80 RA1/AN1/LVDIN 80 RA3/AN3/VREF+ 80 RB0/AN4/INT0 80
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Switching 17 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 6 P P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 60 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RA4/T0CKI 8 RB0/AN4/INT0 8 RB1/AN5/TX/CK/INT1 5
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 112 Oscillator, Timer3 111 Other Special Features 5 P 111 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 10 MCLR/Vpp/RA5 6 OSC1/CLKI/RA7 6 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RA4/T0CKI 8 RB0/AN4/INT0 6 RB1/AN5/TX/CK/INT1 6 RB2/P1B/INT2 6
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 103, 113 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC1/CLKI/RA7 80 OSC2/CLKO/RA6 80 RA1/AN1/LVDIN 80 RA1/AN1/LVDIN 80 RA1/AN3/VREF+ 80 RB0/AN4/INT0 80 RB1/AN5/TX/CK/INT1 80 RB3/CCP1/P1A 80
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 112 Oscillator, Timer3 111 Other Special Features 5 P 111 Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 10 MCLR/Vpp/RA5 6 OSC1/CLKI/RA7 6 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RA4/T0CKI 8 RB0/AN4/INT0 6 RB1/AN5/TX/CK/INT1 6 RB2/P1B/INT2 6
Oscillator Selection 171 Oscillator Start-up Timer (OST) 18, 34, 171 Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 103, 113 Packaging 285 Details 286 Marking Information 286 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 80 OSC1/CLKI/RA7 80 OSC2/CLKO/RA6 80 RA0/AN0 80 RA1/AN1/LVDIN 80 RA4/TOCKI 80 RB0/AN4/INT0 80 RB1/AN5/TX/CK/INT1 80 RB3/CCP1/P1A 80 RB4/AN6/RX/DT/KBI0 80
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Transitions 18 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 8 P P Packaging 285 Details 286 Marking Information 285 PICSTART Plus Development Programmer 236 PIE Registers 80 Pin Functions 7 MCLR/Vpp/RA5 80 OSC1/CLKI/RA7 80 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RA4/T0CKI 8 RB0/AN4/INT0 8 RB1/AN5/TX/CK/INT1 8 RB3/CCP1/P1A 8 RB4/AN6/RX/DT/KBI0 8 RB5/PGM/KBI1 8
Oscillator Selection 17' Oscillator Start-up Timer (OST) 18, 34, 17' Oscillator Switching 16 Oscillator Transitions 18 Oscillator, Timer1 103, 113 Oscillator, Timer3 111 Other Special Features 5 P 103, 113 Packaging 285 Details 286 Marking Information 285 PIE Registers 80 Pin Functions 80 MCLR/Vpp/RA5 60 OSC1/CLKI/RA7 60 OSC2/CLKO/RA6 8 RA0/AN0 8 RA1/AN1/LVDIN 8 RA2/AN2/Vref- 8 RB0/AN4/INT0 8 RB1/AN5/TX/CK/INT1 6 RB3/CCP1/P1A 6 RB3/CCP1/P1A 6 RB4/AN6/RX/DT/KBI0 6 RB5/PGM/KBI1 6 RB6/PGC/T10S0/T13CKI/P1C/KBI2 6

Pinout I/O Descriptions
PIC18F1220/1320
PIR Registers
PLL Lock Time-out
Pointer, FSR
POP
PORTA Associated Registers
Functions
LATA Register
PORTA Register
TRISA Register
PORTB
Associated Registers
Functions
LATB Register90
PORTB Register90
RB7:RB4 Interrupt-on-Change Flag
(RBIF Bit)90
TRISB Register90
Postscaler
Timer2109
WDT
Assignment (PSA Bit)101
Rate Select (T0PS2:T0PS0 Bits)101
Power Managed Modes
Comparison between Run and Idle Modes
Entering
Idle Modes
Multiple Sleep Commands
Run Modes
Sleep Mode
Summary (table)
Wake from
Power-on Reset (POR)
Power-up Delays
Power-up Timer (PWRT)
Prescaler
Capture
Timer0
Assignment (PSA Bit)101
Rate Select (T0PS2:T0PS0 Bits)
Timer2119
Product Identification System 304
Program Counter
PCL Register
PCLATH Register
PCLATU Register
Program Memory
Instructions in
Interrupt Vector
Map and Stack for PIC18F1220
Map and Stack for PIC18F132041 Reset Vector41
Program Verification and Code Protection
Associated Registers
Configuration Register
Data EEPROM
Program Memory
Programming, Device Instructions
PUSH
PUSH and POP Instructions
PWM (CCP Module)
CCPR1H:CCPR1L Registers

Duty Cycle		119
Example Frequencies/Resolutions		
Period		
TMR2 to PR2 Match1	09.	119
PWM (ECCP Module)		
Associated Registers		
Direction Change in Full-Bridge Output Mode		
Effects of a Reset		
Enhanced PWM Auto-Shutdown		
Full-Bridge Application Example		-
Full-Bridge PWM Output (Active-High) Diagram		
Half-Bridge Output (Active-High) Diagram		
Half-Bridge Output Mode Applications Example .		
Operation in Low-Power Modes		
Output Configurations		
Output Relationships (Active-High)		
Output Relationships (Active-Ingri)		
Programmable Dead-Band Delay		
PWM Direction Change (Active-High) Diagram	•••••	125
PWM Direction Change at Near		405
100% Duty Cycle (Active-High) Diagram		
Setup for PWM Operation		
Start-up Considerations		128

Q

Q Clock	110
	119

R

OSCTUNE (Oscillator Tuning)	15
PIE1 (Peripheral Interrupt Enable 1)	80
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request (Flag) 1)	
PIR2 (Peripheral Interrupt Request (Flag) 2)	
PWM1CON (PWM Configuration)	126
RCON (Reset Control)	56, 84
RCSTA (Receive Status and Control)	133
Status	
STKPTR (Stack Pointer)	43
T0CON (Timer0 Control)	99
T1CON (Timer 1 Control)	103
T2CON (Timer 2 Control)	109
T3CON (Timer3 Control)	
TXSTA (Transmit Status and Control)	132
WDTCON (Watchdog Timer Control)	180
RESET	
Reset	33, 171
RETFIE	
RETLW	
RETURN	
Return Address Stack	
and Associated Registers	42
Return Stack Pointer (STKPTR)	42
Revision History	291
RLCF	
RLNCF	224
RRCF	
RRNCF	

S

SETF	
SLEEP	
Sleep	
OSC1 and OSC2 Pin States	18
Software Simulator (MPLAB SIM)	
Special Event Trigger. See Compare	
Special Features of the CPU	171
Configuration Registers	
Special Function Registers	49
Мар	49
Stack Full/Underflow Resets	43
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	

т

TABLAT Register	
Table Pointer Operations (table)	
TBLPTR Register	60
TBLRD	. 229
TBLWT	. 230
Time-out Sequence	34
Timer0	99
16-Bit Mode Timer Reads and Writes	. 101
Associated Registers	. 101
Clock Source Edge Select (T0SE Bit)	. 101
Clock Source Select (T0CS Bit)	. 101
Operation	. 101
Overflow Interrupt	. 101
Prescaler. See Prescaler, Timer0.	
Switching Prescaler Assignment	. 101

Time	ər1	103
	16-Bit Read/Write Mode	
	Associated Registers	
	Interrupt	
	Operation	
	Oscillator	
	Layout Considerations	
	Overflow Interrupt	103
	Resetting, Using a Special Event Trigger	
	Output (CCP)	106
	Special Event Trigger (CCP)	117
	TMR1H Register	103
	TMR1L Register	103
	Use as a Real-Time Clock	
Time	ər2	
	Associated Registers	
	Operation	
	Output	110
	Postscaler. See Postscaler, Timer2.	
	PR2 Register109,	119
	Prescaler. See Prescaler, Timer2.	
	TMR2 Register	
	TMR2 to PR2 Match Interrupt109, 110,	119
Time	er3	111
	Associated Registers	113
	Operation	
	Oscillator111,	
	Overflow Interrupt111,	
	Special Event Trigger (CCP)	113
	TMR3H Register	
.	TMR3L Register	111
Iimi	ng Diagrams	
	A/D Conversion	
	Asynchronous Reception	
	Asynchronous Transmission	
	Asynchronous Transmission (Back to Back)	142
	Auto-Wake-up Bit (WUE) During	
	Normal Operation	145
	Auto-Wake-up Bit (WUE) During Sleep	145
	Brown-out Reset (BOR)	260
	Capture/Compare/PWM (All CCP Modules)	262
	CLKO and I/O	
	Clock/Instruction Cycle	
	EUSART Synchronous Receive	40
	(Master/Slave)	264
		204
	EUSART SynchronousTransmission	~~~
	(Master/Slave)	
	External Clock (All Modes Except PLL)	
	Fail-Safe Clock Monitor	
	Low-Voltage Detect	
	Low-Voltage Detect Characteristics	253
	PWM Auto-Shutdown (PRSEN = 0,	
	Auto-Restart Disabled)	128
	PWM Auto-Shutdown (PRSEN = 1,	
	Auto-Restart Enabled)	128
	Reset, Watchdog Timer (WDT), Oscillator Start-up	
	Timer (OST) and Power-up Timer (PWRT)	260
	Send Break Character Sequence	
	Slow Rise Time (MCLR Tied to VDD,	171
	VDD Rise > TPWRT)	40
		40
	Synchronous Reception	450
	(Master Mode, SREN)	
	Our all some the Transformer of the second s	
	Synchronous Transmission Synchronous Transmission (Through TXEN)	

Time-out Sequence on POR w/PLL Enabled
(MCLR Tied to VDD)
Time-out Sequence on Power-up
(MCLR Not Tied to Vdd), Case 1
Time-out Sequence on Power-up
(MCLR Not Tied to Vdd), Case 2
Time-out Sequence on Power-up
(MCLR Tied to Vdd, Vdd Rise pwrt)
Timer0 and Timer1 External Clock
Transition for Entry to SEC_IDLE Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up
(INTOSC to HSPLL)
Transition for Wake from PRI_IDLE Mode
Transition for Wake from RC_RUN Mode
(RC_RUN to PRI_RUN)
Transition for Wake from SEC_RUN Mode
(HSPLL)
Transition for Wake from Sleep (HSPLL)
Transition to PRI_IDLE Mode
Transition to RC_IDLE Mode25
Transition to RC_RUN Mode27
Timing Diagrams and Specifications
Capture/Compare/PWM Requirements
(All CCP Modules)
CLKO and I/O Requirements259
EUSART Synchronous Receive Requirements 264
EUSART Synchronous
Transmission Requirements
External Clock Requirements257
Internal RC Accuracy258
PLL Clock, HS/HSPLL Mode
(VDD = 4.2V to 5.5V)
Reset, Watchdog Timer, Oscillator
Start-up Timer, Power-up Timer and
Brown-out Reset Requirements
Timer0 and Timer1 External Clock
Requirements

Top-of-Stack Access	42
TSTFSZ	231
Two-Speed Start-up	171, 181
Two-Word Instructions	
Example Cases	
TXSTA Register	
BRGH Bit	135
w	
Watchdog Timer (WDT)	171, 180
Associated Registers	181
Control Register	180
During Oscillator Failure	182
Programming Considerations	180
WWW Address	302
WWW, On-Line Support	4
x	
XORLW	231
XORWF	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Address	
		FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC18F1220/1320	Literature Number: DS39605F
Ques	stions:	
1. V	What are the best features of this do	cument?
_		
_		
2. H	How does this document meet your h	nardware and software development needs?
_		
_		
3. E	Do you find the organization of this d	ocument easy to follow? If not, why?
-		
, .		
4. V	What additions to the document do y	ou think would enhance the structure and subject?
-		
- 5. V	Nhat delations from the desumant of	ould be made without affecting the overall usefulness?
5. v		Suid be made without anecting the overall userumess?
_		
6. I	s there any incorrect or misleading in	nformation (what and where)?
0. 1		
_		
- 7. H	How would you improve this docume	ent?
_		
-		

PIC18F1220/1320 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX Temperature Package Pattern Range	Examples: a) PIC18LF1320-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18F1220/1320 ⁽¹⁾ , PIC18F1220/1320T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF1220/1320 ⁽¹⁾ , PIC18LF1220/1320T ⁽²⁾ ; VDD range 2.5V to 5.5V	b) PIC18LF1220-I/SO = Industrial temp., SOIC package, Extended VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	 Note 1: F = Standard Voltage range LF = Wide Voltage Range 2: T = in tape and reel – SOIC
Package	SO = SOICSS = SSOPP = PDIPML = QFN	package only
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820