

DATA SHEET

74LV373

Octal D-type transparent latch (3-State)

Product specification
Supersedes data of 1997 March 04
IC24 Data Handbook

1998 Jun 10

Octal D-type transparent latch (3-State)

74LV373

FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0V to 3.6V
- Accepts TTL input levels between $V_{CC} = 2.7V$ and $V_{CC} = 3.6V$
- Typical V_{OLP} (output ground bounce) $< 0.8V$ at $V_{CC} = 3.3V$, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) $> 2V$ at $V_{CC} = 3.3V$, $T_{amb} = 25^{\circ}C$
- Common 3-State output enable input
- Output capability: bus driver
- I_{CC} category: MSI

DESCRIPTION

The 74LV373 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT373.

The 74LV373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (\overline{OE}) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay D _n to Q _n LE to Q _n	$C_L = 15pF$ $V_{CC} = 3.3V$	10 12	ns
C_I	Input capacitance		3.5	pF
C_{PD}	Power dissipation capacitance per latch	Notes 1, 2	22	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_I = GND$ to V_{CC} .

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	-40°C to +125°C	74LV373 N	74LV373 N	SOT146-1
20-Pin Plastic SO	-40°C to +125°C	74LV373 D	74LV373 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +125°C	74LV373 DB	74LV373 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV373 PW	74LV373PW DH	SOT360-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	\overline{OE}	Output enabled input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q ₀ –Q ₇	3-State latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D ₀ –D ₇	Data inputs
10	GND	Ground (0V)
11	LE	Latch enable input (active HIGH)
20	V_{CC}	Positive supply voltage


Octal D-type transparent latch (3-State)

74LV373


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



Octal D-type transparent latch (3-State)

74LV373

FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS Q ₀ to Q ₇
	\overline{OE}	LE	Dn		
Enable and read register (transparent mode)	L L	H H	L H	L H	L H
Latch and read register	L L	L L	l h	L H	L H
Latch register and disable outputs	H H	L L	l h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = Don't care

Z = High impedance OFF-state

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note1	1.0	3.3	5.5	V
V _I	Input voltage		0	–	V _{CC}	V
V _O	Output voltage		0	–	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	–40 –40		+85 +125	°C
t _r , t _f	Input rise and fall times	V _{CC} = 1.0V to 2.0V V _{CC} = 2.0V to 2.7V V _{CC} = 2.7V to 3.6V V _{CC} = 3.6V to 5.5V	– – – –	– – – –	500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		–0.5 to +7.0	V
±I _{IK}	DC input diode current	V _I < –0.5 or V _I > V _{CC} + 0.5V	20	mA
±I _{OK}	DC output diode current	V _O < –0.5 or V _O > V _{CC} + 0.5V	50	mA
±I _O	DC output source or sink current – bus driver outputs	–0.5V < V _O < V _{CC} + 0.5V	35	mA
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with –bus driver outputs		70	mA
T _{stg}	Storage temperature range		–65 to +150	°C
P _{tot}	Power dissipation per package –plastic DIL –plastic mini-pack (SO) –plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: –40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal D-type transparent latch (3-State)

74LV373

DC CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			-40°C to +85°C			-40°C to +125°C		
			MIN	TYP ¹	MAX	MIN	MAX	
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	0.9			0.9		V
		V _{CC} = 2.0V	1.4			1.4		
		V _{CC} = 2.7 to 3.6V	2.0			2.0		
		V _{CC} = 4.5 to 5.5V	0.7*V _{CC}			0.7*V _{CC}		
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			0.3		0.3	V
		V _{CC} = 2.0V			0.6		0.6	
		V _{CC} = 2.7 to 3.6V			0.8		0.8	
		V _{CC} = 4.5 to 5.5			0.3*V _{CC}		0.3*V _{CC}	
V _{OH}	HIGH level output voltage; all outputs	V _{CC} = 1.2V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA		1.2				V
		V _{CC} = 2.0V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	1.8	2.0		1.8		
		V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	2.5	2.7		2.5		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	2.8	3.0		2.8		
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	4.3	4.5		4.3		
	HIGH level output voltage; BUS driver outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; -I _O = 8mA	2.40	2.82		2.20		
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; -I _O = 16mA	3.60	4.20		3.50		
V _{OL}	LOW level output voltage; all outputs	V _{CC} = 1.2V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0				V
		V _{CC} = 2.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2	
		V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2	
	LOW level output voltage; BUS driver outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 8mA		0.20	0.40		0.50	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; I _O = 16mA		0.35	0.55		0.65	
I _I	Input leakage current	V _{CC} = 5.5V; V _I = V _{CC} or GND			1.0		1.0	µA
I _{OZ}	3-State output OFF-state current	V _{CC} = 5.5V; V _I = V _{IH} or V _{IL} ; V _O = V _{CC} or GND			5		10	µA
I _{CC}	Quiescent supply current; MSI	V _{CC} = 5.5V; V _I = V _{CC} or GND; I _O = 0			20.0		160	µA
ΔI _{CC}	Additional quiescent supply current per input	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V			500		850	µA

NOTE:

1. All typical values are measured at $T_{amb} = 25^\circ C$.

Octal D-type transparent latch (3-State)

74LV373

AC CHARACTERISTICS

GND = 0V; $t_r = t_f \leq 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 1\text{k}\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	LIMITS					UNIT
				−40 to +85 °C			−40 to +125 °C		
				V _{CC} (V)	MIN	TYP ¹	MAX	MIN	
t _{PHL} /t _{PLH}	Propagation delay D _n to Q _n	Figure 1, 5	1.2	−	65	−	−	−	ns
			2.0	−	22	37	−	48	
			2.7	−	16	28	−	35	
			3.0 to 3.6	−	13 ²	22	−	28	
			4.5 to 5.5	−	−	16	−	20	
t _{PHL} /t _{PLH}	Propagation delay LE to Q _n	Figure 2, 5	1.2	−	80	−	−	−	ns
			2.0	−	27	43	−	54	
			2.7	−	20	26	−	33	
			3.0 to 3.6	−	15 ²	25	−	31	
			4.5 to 5.5	−	9.5 ³	19	−	24	
t _{PZH} /t _{PZL}	3-State output enable time OE to Q _n	Figure 3	1.2	−	80	−	−	−	ns
			2.0	−	27	46	−	58	
			2.7	−	20	28	−	35	
			3.0 to 3.6	−	15 ²	27	−	34	
			4.5 to 5.5	−	−	23	−	29	
t _{PHZ} /t _{PLZ}	3-State output disable time OE to Q _n	Figure 3	1.2	−	75	−	−	−	ns
			2.0	−	27	46	−	58	
			2.7	−	21	28	−	35	
			3.0 to 3.6	−	16 ²	27	−	34	
			4.5 to 5.5	−	−	23	−	29	
t _W	LE pulse width HIGH	Figure 2	2.0	34	10	−	41	−	ns
			2.7	25	8	−	30	−	
			3.0 to 3.6	20	6 ²	−	24	−	
t _{su}	Setup time D _n to LE	Figure 4	1.2	−	25	−	−	−	ns
			2.0	17	9	−	20	−	
			2.7	13	6	−	15	−	
			3.0 to 3.6	10	5 ²	−	12	−	
t _h	Hold time D _n to LE	Figure 4	1.2	−	−15	−	−	−	ns
			2.0	5	−5	−	5	−	
			2.7	5	−3	−	5	−	
			3.0 to 3.6	5	−3 ²	−	5	−	

NOTES:

1. All typical values are measured at $T_{amb} = 25^\circ\text{C}$
2. Typical values are measured at $V_{CC} = 3.3\text{V}$
3. Typical values are measured at $V_{CC} = 5.0\text{V}$

Octal D-type transparent latch (3-State)

74LV373

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$ and $\leq 3.6V$
 $V_M = 0.5V * V_{CC}$ at $V_{CC} < 2.7V$ and $\geq 4.5V$
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$ and $\leq 3.6V$
 $V_X = V_{OL} + 0.1V_{CC}$ at $V_{CC} < 2.7V$ and $\geq 4.5V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$ and $\leq 3.6V$
 $V_Y = V_{OH} - 0.1V_{CC}$ at $V_{CC} < 2.7V$ and $\geq 4.5V$




Figure 1. Data input (D_n) to output (Q_n) propagation delays and the output transition times.




Figure 2. Latch enable input (LE) pulse width, the latch enable input to output (Q_n) propagation delays and the output transition times.




Figure 3. 3-State enable and disable times.




Figure 4. Data set-up and hold times for the D_n input to the LE input.

TEST CIRCUIT




Figure 5. Load circuitry for switching times

DEFINITIONS

R_L = Load resistor
 C_L = Load capacitance includes jig and probe capacitance.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

SWITCH POSITION


TEST	S_1	V_{CC}	V_I
t_{PLH}/t_{PHL}	Open	$< 2.7V$	V_{CC}
t_{PLZ}/t_{PZL}	$2 * V_{CC}$	$2.7-3.6V$	$2.7V$
t_{PHZ}/t_{PZH}	GND	$\geq 4.5V$	V_{CC}

Octal D-type transparent latch (3-State)

74LV373

DIP20: plastic dual in-line package; 20 leads (300 mil)


SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT146-1			SC603			92-11-17 95-05-24

Octal D-type transparent latch (3-State)

74LV373

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1




Octal D-type transparent latch (3-State)

74LV373

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1




Octal D-type transparent latch (3-State)

74LV373

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



Octal D-type transparent latch (3-State)

74LV373

DEFINITIONS		
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96

9397-750-04447

Let's make things better.