

SN74ALS841, SN74AS841A, SN74ALS842

10-Bit Bus-Interface D-Type Latches with 3-State Outputs

These 10-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The SN74ALS841 and SN74AS841A have noninverting data (D) inputs. The SN74ALS842 has inverting D inputs.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN74ALS841, SN74AS841A, SN74ALS842 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses With Parity
- Buffered Control Inputs to Reduce dc Loading Effects
- Power-Up High-Impedance State
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs


description

These 10-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The ten latches are transparent D-type latches. The SN74ALS841 and SN74AS841A have noninverting data (D) inputs. The SN74ALS842 has inverting \overline{D} inputs.

A buffered output-enable (\overline{OE}) input places the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN74ALS841, SN74AS841A . . . DW OR NT PACKAGE (TOP VIEW)



SN74ALS842 . . . DW OR NT PACKAGE (TOP VIEW)



OE does not affect the internal operation of the latches. Previously stored data can be retained or new data can be entered while the outputs are off.

The SN74ALS841, SN74AS841A, and SN74ALS842 are characterized for operation from 0°C to 70°C.

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

Function Tables


SN74ALS841, SN74AS841A

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z

SN74ALS842

	INPUTS		OUTPUT
OE	LE D		Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	Q ₀
Н	X	X	Z

logic symbols†




 $[\]mbox{\sc These}$ symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

logic diagrams (positive logic)

SN74ALS841, SN74AS841A



To Nine Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply valtage V	71/
Supply voltage, V _{CC}	
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74ALS841, SN74ALS842	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN74ALS841, SN74AS841A, SN74ALS842 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

recommended operating conditions

		SN74ALS841 SN74ALS842		UNIT	
		MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
IOH	High-level output current			-2.6	mA
IOL	Low-level output current			24	mA
t _W	Pulse duration, LE high	20			ns
t _{su}	Setup time, data before LE↓	10			ns
t _h	Hold time, data after LE↓	5			ns
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COND	DITIONS		4ALS8		UNIT
				MIN	TYP [†]	MAX	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
VOH		$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		V
\/ a .		V 45V	I _{OL} = 12 mA		0.25	0.4	V
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5	\ \ \ \ \ \
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			20	μΑ
lozL		V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μΑ
ΙΙ		V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
lіН		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ
Ι _Ι L		V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
lo [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
			Outputs high		19	30	
	SN74ALS841	V _{CC} = 5.5 V	Outputs low		38	62	
			Outputs disabled		23	40	4
ICC			Outputs high		20	35	mA
	SN74ALS842	$V_{CC} = 5.5 V$	Outputs low		48	74	
			Outputs disabled		27	44	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, $R1$ = 500 Ω , $R2$ = 500 Ω , T_A = MIN to MAX † SN74ALS841		UNIT
			MIN	MAX	
^t PLH	D	•	2	13	ns
^t PHL		Q	2	13	115
^t PLH	LE		7	21	ns
^t PHL	LE	Q	8	26	115
^t PZH			2	12	
tPZL	ŌĒ	Q	2	12	ns
t _{PHZ}	ŌĒ	Q	2	10	
t _{PLZ}) DE	Q .	2	12	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX † SN74ALS842		UNIT
			MIN	MAX	
tPLH	<u></u>	Q	4	18	ns
[†] PHL	В		3	13	113
^t PLH	LE	0	8	27	ns
^t PHL	LL	Q	6	20	115
^t PZH			2	12	no
t _{PZL}	ŌĒ	Q	2	12	ns
^t PHZ	ŌĒ	0	1	10	ns
t _{PLZ}) E	Q	2	12	IIS

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74AS841A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN74ALS841, SN74AS841A, SN74ALS842 10-BIT BUS-INTERFACE D-TYPE LATCHES **WITH 3-STATE OUTPUTS**

SDAS059C - DECEMBER 1983 - REVISED JANUARY 1995

recommended operating conditions

		SN74AS841A		UNIT	
		MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ЮН	High-level output current			-24	mA
loL	Low-level output current			48	mA
t _W	Pulse duration, LE high	4			ns
t _{su}	Setup time, data before LE↓	2.5			ns
t _h	Hold time, data after LE↓	2.5			ns
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND.	TEST CONDITIONS		74AS84	IA	
PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		
Voн	V _{CC} = 4.5 V	$I_{OH} = -15 \text{ mA}$	2.4	3.2		V
	∨CC = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			
V _{OL}	$V_{CC} = 4.5 V,$	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
l _{OZH}	$V_{CC} = 5.5 V,$	V _O = 2.7 V			50	μΑ
lozl	$V_{CC} = 5.5 V,$	V _O = 0.4 V			-50	μΑ
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
lін	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
Ι _{ΙL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5	mA
10‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Outputs high		36	60	
ICC	V _{CC} = 5.5 V	Outputs low		58	94	mA
		Outputs disabled		56	93	




[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, $R1$ = 500 Ω , $R2$ = 500 Ω , T_A = MIN to MAX †		UNIT
			MIN	MAX	
t _{PLH}	D		1	6.5	ns
^t PHL	U	Q	1	10.5	115
^t PLH	1.5		2	12	
^t PHL	LE	Q	2	12	ns
^t PZH			2	14	
t _{PZL}	ŌĒ	Q	2	16	ns
t _{PHZ}	ŌĒ	0	1	8	
^t PLZ	OE OE	Q	1	8	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
- The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated