

SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93 SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93

Decade, Divide-By-Twelve And Binary Counters

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93. All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS MARCH 1974-REVISED MARCH 1988

90A, 'LS90 . . . Decade Counters '92A, 'LS92 . . . Divide By-Twelve Counters '93A, 'LS93 . . . 4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATIO
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the QA output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the QD output to the CKA input and applying the input count to the CKB input which gives a divide-byten square wave at output QA.

SN5490A, SN54LS90 . . . J OR W PACKAGE SN7490A . . . N PACKAGE SN74LS90 . . . D OR N PACKAGE (TOP VIEW)

скв 🗆	1	U 14	þ	CKA
R0(1)	2	13		NC
R0(2)	3	12	Þ	Q_A
NC 🗆	4	11	Þ	Q_D
Vcc □	5	10	Þ	GND
R9(1)	6	9	ם	Q_{B}
R9(2)	7	8		a_{C}


SN5492A, SN54LS92 . . . J OR W PACKAGE SN7492A . . . N PACKAGE SN74LS92 . . . D OR N PACKAGE (TOP VIEW)


скв □	U 14	🗅 СКА
NC 2	13	D NC
NC 🗆3	12	$\Box Q_{A}$
NC 4	11	рαв
Vcc □5	10	GND
RO(1) 🛮 6	9	Dαc
R0(2) 🗖 7	8	ρop


SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493 . . . N PACKAGE SN74LS93 . . . D OR N PACKAGE (TOP VIEW)

כאט בעי	TI-D CKA
СКВ 📮 1	U 14☐ CKA
R0(1) 2	13 NC
R0(2) 📮 3	12 QA
NC ∐4	11 🗖 🛛 🗗
Vcc ☐5	10 GND
NC ☐e	gΩ [[e
NC 🗖 7	8 ☐ QC

NC-No internal connection







2

TTL Devices

 † These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74LS90, 'LS92, 'LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

'90A, 'LS90 BCD COUNT SEQUENCE

(See	

COUNT		OUT	PUT	
COOKI	Qρ	αc	QΒ	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	Ł	L
5	L	н	L	н
6	Ł	н	н	L
7	L	н	Н	н
8	н	L.	L	Ł
9	н	L	L	н

'92A, 'LS92 COUNT SEQUENCE

(See Note C)

COUNT		OUT	PUT	
COOM	a_{D}	α_{C}	α_{B}	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	ᅵᅵ
3	L	L	н	н
4	Ł	н	L	L
5	L	н	L	н
6	н	L	L	L
7	н	L	L	н
8	н	L	н	L
9	н	L	н	н
10	н	н	L	L
11	н	Н	L	н

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT	
R ₀₍₁₎	R ₀₍₂₎	QD	αc	α _B	QA
Н	Н	L	L	L	L
L	×		COL	TNL	
×	L		COL	TNL	

NOTES: A. Output $\mathbf{Q}_{\mathbf{A}}$ is connected to input CKB for BCD count. B. Output $\mathbf{Q}_{\mathbf{D}}$ is connected to input CKA for bi-quinary

- count.
- C. Output Q_A is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant

'90A, 'LS90 BI-QUINARY (5-2)

(See Note B)										
COUNT		OUT	PUT							
COOM	QA	σ_{D}	ac	QB						
0	L	L	L	L						
1	L	L	L	н						
2	L	L	н	L						
3	L	L	н	н						
4	L	н	L	L						
5	н	L	L	L						
6	н	L	L	н						
7	н	L	н	L						
8	н	L	н	н						
9	н	н	L	L						


'90A, 'LS90 RESET/COUNT FUNCTION TABLE


(RESET												
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	Rg(2)	Q_D	Qς	QB	QA						
Н	н	L	×	L	L	L	L						
н	н	×	L	L	L	L	L						
X	×	H	н	н	HLLI								
X	L	×	L		СО	UNT	.						
L	×	L	х		CO	UNT							
L	X	×	L		co	UNT							
х	L	L	х		CO	UNT							

'93A, 'LS93 COUNT SEQUENCE

(See Note C)											
COUNT		OUT	PUT								
COOM	σ_{D}	σç	QΒ	QA							
0	L	L	L	L							
1	L	Ł	L	н							
2	L	L	н	L							
3	L	L	н	н							
4	L	н	L	L							
5	L	н	L	н							
6	L	н	н	L							
7	L	н	н	н							
8	н	L	L	L							
9	н	L	L	н							
10	н	L	н	L							
11	н	L	н	н							
12	н	н	L	L							
13	н	н	L	н							
14	н	н	н	L							
15	н.	н	н	н							

R9(1) (6) R9(2) (7)






The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs

'90A, '92A, '93A



schematics of inputs and outputs (continued)

'LS90, 'LS92, 'LS93



SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

Supply voltage, VCC (see Note 1) .	3 3	9	73	102	12	62	100	36	33			100	0130		333	88		430	20	*10	*00	90	*	93		96	90			. 7
Input voltage		2	ń																					355	92	20	27		98	. 5.5
Input voltage	*	ř	9	*	ं			10						•	9					***	*							-		5.5
Lataramietas valtana (con Noto 2)													1167			4.00	400	400	400	800		445	40.0				4			
Operating free our temperature range	C	N	54	190	AC	S	N	549	324	1	SN	54	93,	4	23	833	\$10	410	40	90			4		90		-:	25	C 1	0 12
	0	N	74	191	A	S	N.	149	124	1	SN	74	93	A	2/3	20	23	23	27	327	Ç3			90	80	*		(C	to 70

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For these circuits, this rating applies between the two Rg inputs, and for the '90A circuit, it also applies between the two Rg inputs.

recommended operating conditions

			0A, SN SN5493		SN7490A, SN7492A SN7493A			UNIT
		MIN	NOM	MAX	MIN	NOM-	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			dia .	-800		1.7	-800	μА
Low-level output current, IQL	*****			16		251	16	mA
Cow-level output correct, IOC	A input	0	N	32	0		32	MHz
Count frequency, fcount (see Figure 1)	B input	0		16	0		16	191112
	A input	15			15			
Pulse width, tw	B input	30			30			ns
ruise wom, w	Reset inputs	15			15			
Reset inactive-state setup time, tsu		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					1	'90A	-		'92A			'93A		UNIT					
	PARAMETE	R T	TEST CONDITIO	ONST	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONT					
	High-level inpu	ut voltage			2	-3		2			2			V					
VIH					-	-	0.8		77.5	0.8	0)	-0	0.8	V					
VIL	Low-level inpu		N MINI 1 1	12 mA	1		-1.5			-1.5			-1.5	V					
VIK.	Input clamp ve	oltage	VCC = MIN, 11 = -1		-		1.0	_	_					1					
vон	High-level out	out voltage	V _{CC} = MIN, V _{IH} = V _{IL} = 0.8 V, I _{OH} =		2.4	3.4		2.4	3.4		2.4	3.4		V					
VOL	Low-level outp	out voltage	V _{CC} = MIN, V _{IH} = V _{IL} = 0.8 V, I _{OL} =			0.2	0.4		0.2	0.4		0.2	0.4	v					
i ₁	Input current maximum inp		VCC = MAX, V1 = 5.5 V				1		115	1			1	mA					
		Any reset		-0.00			40			40			40	-					
Ιιн	High-level	CKA	VCC = MAX, VI = 2	4 V			80			80			80						
.117	input current	CKB					120		1111	120			80	_					
	67 100 200 101	Any reset				=1.0	-1.6		-32.4	-1.6			-1.6						
ter.	Low-level	CKA	VCC = MAX, VI = 0	.4 V			-3.2			-3.2			-3.2	mA					
IL	input current	input current	input current	input current		input current	СКВ	1 00				-4.8			-4.8			-3.2	
_	Short-circuit		Marian Turning	SN54'	-20		-57	-20		-57	-20		-57	mA					
los	output curren	t ⁵	VCC - MAX	SN74'	-18		-57	-18		-57	-18		-57						
Icc	Supply currer		VCC = MAX, See No	ote 3		29	42	1	26	39		26	39	m/					

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V_{CC} = 5 V, T_A = 25 C.

Not more than one output should be shorted at a time.

Q_A outputs are tested at I_{QL} ≈ 16 mA plus the limit value for I_{IL} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER†	FROM	то	TEST CONDITIONS		'90A			'92A			'93A		UNIT				
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT				
,	CKA	QΑ		32	42		32	42		32	42		MHz				
f _{max}	СКВ	ΩB]	16			16			16			IVITIZ				
†PLH	CKA	0.			10	16		10	16		10	16	ns				
tPHL		QΑ			12	18		12	18		12	18	113				
tPLH	CKA	α _D			32	48		32	48		46	70	ns				
tPHL		ав			34	50		34	50		46	70	'''				
tPLH	СКВ	0.5	C _L = 15 pF,		10	16		10	16		10	16	ns				
tPHL		дB	дB	ΩB	дв	дB	$R_L = 400 \Omega$,		14	21		14	21		14	21	113
tPLH	СКВ	α_{C}	See Figure 1		21	32		10	16		21	32	ns				
tPHL.	CKB	۵۲			23	35		14	21		23	35					
^t PLH	СКВ	0-]		21	32		21	32	L	34	51	ns				
tPHL .		α _D			23	35		23	35		34	51	113				
†PHL	Set-to-0	Any			26	40		26	40		26	40	ns				
tPLH .	Set-to-9	Q_A, Q_D			20	30							ns				
[†] PHL	261-10-8	QB, QC			26	40							115				

[†]fmax = maximum count frequency tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

Supply voltage, VCC (see Note 1)					5	23	23	27				93		*	(4)			6
Supply voltage, VCC (see Note 1)	50			0.00	50	33									500	(3)	9 8	
Input voltage: R inputs			60 1	£.	•	•	.	•		10	<u>.</u>							-
A and B inputs																		
Operating free-air temperature range: SN54LS' Circuits		50	81.1	8 20			٠					(4)			-	JJ	CI	0 1
CNIZAL C' Circuite										 	 100							to.
Storage temperature range	•	20	şi (8			ě		٠	٠	٠		-6	35	Ct	0 1

recommended		conditions
recommenaea	operating	COMULTIONS

ecommended operating conditions		S	N54LS N54LS N54LS	92	SN74LS90 SN74LS92 SN74LS93			UNIT
	×	MIN	NOM	MAX	MIN	NOM	MAX	
S	- Skelistill & St. 1995	4.5	5	5.5	4.75	5	5.25	V
Supply voltage, VCC			-111	-400			-400	μА
High-level output current, IOH				4			8	mA
Low-level output current, IOL	A input	0		32	0		32	
Count frequency, fcount (see Figure 1)	B input	0		16	0		16	MHz
	A input	15			15			
Pulse width, tw	B input	30			30			ns
Pulse width, tw	Reset inputs	30			30	La la vene		
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

1	PARAMET	re o	TE	ST CONDITION	ıs†	32	N54LS9 N54LS9		D 55	90 92	UNIT	
	PARAME	IER		37 00.1011101		MIN	TYP‡	MAX	MIN	TYP	MAX	
	High-level inpu	t voltage				2		-	2			V
VIH								0.7			8.0	V
VIL	Low-level inpu		VCC = MIN,	I ₁ = -18 mA				-1.5			-1.5	V
VIK	Input clamp vo	ortage					1000		105/30030	4750000		200
vон	High-level outp	out voltage	V _{CC} = MIN, V _{IL} = V _{IL} max.	$V_{IH} = 2 V$, $I_{OH} = -400 \mu$	Α	2.5	3.4		2.7	3.4		V
			VCC = MIN,	V _{1H} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	out voltage	VIL = VIL max,	8502	10L = 8 mA¶					0.35	0.5	1
	Input current	Any reset	VCC = MAX,				0.1			0.1	1	
t _i	at maximum	CKA		Sept. Newson			LG.	0.2			0,2	mA
**	input voltage	СКВ	V _{CC} = MAX,	V ₁ = 5.5 V				0.4			0.4	_
		Any reset						20		112	20	
чн	High-level	CKA	VCC = MAX,	$V_1 = 2.7 \text{ V}$			7.5	40		-	40	323
10	input current	СКВ						80			80	_
_		Any reset						-0.4			-0.4	
lıL.	Low-level	CKA	VCC - MAX,	VI = 0.4 V				-2.4			-2.4	-
-IL	input current	СКВ	1.00					-3.2		one -	-3.2	
loc	Short-circuit o	utput current §	VCC = MAX			-20		-100	-20		-100	mA
los	onort circuit o				'LS90		9	15		9	15	mA
Icc	Supply curren	t	VCC = MAX,	See Note 3	'LS92		9	15		9	15	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



 $[\]S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second, \P Q_A outputs are tested at specified I_{OL} plus the limit value of I_{IL} for the CKB input. This permits driving the CKB input while maintaining

SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					ot	S	N54LS	93	S			
	PARAME	IEK	16:	ST CONDITION	5'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNI
VIH	High-level inpu	it voltage	111 - 25 NH - 23	X		2			2			V
VIL	Low-level inpu	t voltage					-	0.7			0.8	V
VIK	Input clamp vo	oltage	VCC = MIN,	I _I = -18 mA				-1.5		- 355	-1.5	V
v _{он}	High-level out	out voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{1H} = 2 V, I _{OH} = -400 μ/	A.	2.5	3.4	Julia Service	2.7	3.4		v
væs.		20.17 May (22.73)	VCC = MIN,	V _{1H} = 2 V.	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level outp	out voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	v
****	Input current	Any reset	VCC = MAX,	V1 = 7 V				0.1	e me		0.1	0000
i ₁	at maximum input voltage	CKA or CKB	V _{CC} = MAX,	V ₁ = 5.5 V				0.2			0.2	mA
F-17-15	High-level	Any reset						20			20	
ΉΗ	input current	CKA or CKB	V _{CC} = MAX,	$V_1 = 2.7 V$				40			80	μА
	I NOT THE RESERVE OF THE PARTY	Any reset						-0.4			-0.4	
11L	Low-level	CKA	VCC = MAX,	V1 = 0.4 V				-2.4		-/1918/04	-2.4	mA
	input current	CKB		70.01 SAME SAME			00000000000	-1.6	- 10		-1.6	
los	Short-circuit o	utput current§	V _{CC} = MAX	10.	2.0	-20		-100	-20		-100	mA
1cc	Supply current		VCC = MAX,	See Note 3			9	15		9	15	mA

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	TEST CONDITIONS		'LS90			'LS92			'LS93		UNI
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V # 2000	CKA	QA		32	42		32	42	34 38VV	32	42		мн
fmax	CKB	QΒ	1	16	-		16			16			MH.
1PLH	CKA	0.	Ì		10	16	12/30/00/00	10	16		10	16	ns
1PHL	CNA	QA	C _L = 15 pF, R _L = 2 kΩ See Figure 1		12	18		12	18		12	18	ns
^t PLH	CKA	α _D			32	48	100	32	48		46	70	ns
[†] PHL	OKA	чь			34	50	2000 (CASE)	34	50		46	70	115
tPLH	СКВ	ΩB			10	16		10	16		10	16	ns
[†] PHL	CKB	ав			14	21		14	21		14	21	115
1PLH	СКВ	00		100	21	32		10	16		21	32	2 ns
1PHL	CKB	οc				23	35		14	21		23	35
tPLH .	СКВ	Q _D			21	32		21	32		34	51	ns
IPHL	CKB	чb			23	35		23	35		34	51	115
†PHL	Set to 0	Any		222	26	40	000-119	26	40		26	40	ns
†PLH	Set-to-9	Q_A, Q_D			20	30		-526			535	325	
tPHL	Ser-10-9	QB. QC			26	40							ns

#fmax = maximum count frequency
tpLH = propagation delay time, low-to-high-level output
tpHL = propagation delay time, high-to-low-level output


¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

‡All typical values are at V_{CC} = 5 V, T_A = 25° C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

§ Q_A outputs are tested at specified I_{OL} plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.


NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



ſ

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \le 5$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

 - Each reset input is tested separately with the other reset at 4.5 V.
 Reference waveforms are shown with dashed lines.
 For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B