

SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175 SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175

Hex/Quadruple D-Type Flip-Flops with Clear

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

DECEMBER 1972-REVISED MARCH 1988

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:

 Buffer/Storage Registers
 Shift Registers
 Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE

	NPUTS		оит	PUTS
ÇLEAR	CLOCK	D	a	Q٢
L	X	X	L	н
н	Ť	н	н	L
н	t	L	L	н
н	L	Х	₫0	$\bar{\alpha}_0$

H = high level (steady state)

L = low level (steady state)

X = irrelevant

↑ = transition from low to high level

Q₀ = the level of Q before the indicated steady-state input conditions were established.


† = '175, 'LS175, and 'S175 only

	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
ITPES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
174, 175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW

SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE SN74174 . . . N PACKAGE SN74LS174, SN74S174 . . . D OR N PACKAGE

(T	OP VIEW)
CLR [1 U16 VCC
10 🏻	2 15 60
10 □	3 14 D 6D
2D 📮	4 13 D 5D
20 🔲	5 12 50
3D 🔲	6 11 4D
30 🗆	7 10 40
	<u>8</u> 9 CLK

SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)




SN54175, SN54LS175, SN54S175...J OR W PACKAGE SN74175...N PACKAGE SN74LS175, SN74S175...D OR N PACKAGE


(TOP VIEW)

_		
CLR 1	U ₁₆	D vcc
10 🔲 2	15	□40
1₫ 🏻 3	14	4 0
10 🛛 4	13]4D
2D 🗆 5	12	30
20 □6	11	30
20 □ 7	10]30
GND 8	9	CLK


SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)




NC ~ No internal connection









[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagrams (positive logic)

10 10 (3) > C1 R (5) 20 2D (4) 10 > C1 (7) 30 3D (6) 1D R (10) 40 4D (11) 10 > C1 R 5D (13) (12) 5Q 10 > C1 (15) 6Q

'174, 'LS174, 'S174

'175, 'LS175, 'S175 1D (4) (2) 10 1D (3) 10 (7) 2Q 2D (5) 1D (6) 2<u>0</u> 3D (12) (10) 3Q 1D (11) 30 4D (13) 10 (14) 40 CLOCK (9) CLEAR (1)

Pin numbers shown are for D, J, N, and W packages.

10 >C1


6D (14)


CLOCK (9)

SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS175, SN54S174, SN54S175, SN54S174, SN54LS175, SN74LS175, SN54S174, SN54LS175, SN74LS175, SN54S174, SN54S175, SN54S174, SN54S175, SN54S174, SN54LS175, SN54S174, SN54S175, SN54S175, SN54S174, SN54S175, SN54S175, SN54S175, SN54S174, SN54S175, SN54S

schematics of inputs and outputs

SN54174, SN54175, SN74174, SN74175





SN54LS174, SN54LS175, SN74LS174, SN74LS175

SN54LS174, SN54LS1


EQUIVALENT OF ALL INPUTS

VCC


INPUT


Clock: Req = 23 kΩ NOM

Clear, D: Req = 28 kΩ NOM



SN54S174, SN54S175, SN74S174, SN74S175





SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Supply voltage, VCC (see Note 1)			* * *			*	·		 ٠	٠	•			
(A)						12	100	3 77			2.			
Operating free-air temperature range	SNIBAT /A	SN1941/9	Larcuit		4									
,	SN74174,	SN74175	Circuit	5		÷	23		 •	$\widehat{\mathbf{x}}$	40	()		5°C to

recommended operating conditions

	SN54	174, SN	54175	SN74	174, SN	74175	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	GIVIT
	4.5	5	5.5	4.75	5	5.25	٧
			-800		- 375	-800	μΑ
	_		16			16	mA
	-			1 _			MHz
	0		25	-		25	
	20			20			ns
Data input	20			20			ns
Clear inactive-state	25			25			ns
	5			5			ns
	-55		125	0		70	°c
		MIN 4.5	MIN NOM 4.5 5	4.5 5 5.5 -800 16	MIN NOM MAX MIN 4.5 5 5.5 4.75	MIN NOM MAX MIN NOM	MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.75 5 5.25 -800 -800 -800 16 16 16 16 25 25 25 25 25 25 25 25 25 25 25 25 26

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	st	MIN	TYP‡	MAX	UNIT
				2		11/5	V
VIH	High-level input voltage					0.8	V
VIL	Low-level input voltage			+	_	-	v
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 m	<u> </u>			-1.5	
VOH	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -80		2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{1H} = 2 V V _{1L} = 0.8 V, I _{OL} = 16 r			0.2	0.4	v
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
I _I H	High-level input current	V _{CC} = MAX, V _I = 2.4 V				40	μА
	Low-level input current	VCC = MAX, VI = 0.4 V				-1.6	mA
11L	Low-level input current		SN54'	-20		-57	mA
los	Short-circuit output current §	V _{CC} = MAX	SN74'	-18		-57	mA
			'174		45	65	
1cc	Supply current	VCC = MAX, See Note 2	175		30	45	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35	100	MHz
tPLH	Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	C _L = 15 pF,		16	25	ns
tPHL	Propagation delay time, high-to-low-level output from clear	See Note 3		23	35	ns
tPLH	Propagation delay time, low-to-high-level output from clock			20	30	пѕ
tPHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

S Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is

SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Supply voltage, VCC (see Note 1) .	* *	* 0*	** 0:	10 00	12 25	95. 2		100	*	127	t s =	1 1	-	59	37	. 3			
Input voltage			9.3	20 12	20 20	120 2	101	100	$\frac{1}{2}$	110	\$ S	i V	1	20					9.
Operating free-air temperature range:	SN54	LS17	4, S	N54L	S175	Circ	uits	300	*	39	8 3 8		39	*8	× 6	*	5	55°C	to
VEW 1283 W F	SN74	LS17	4, 5	N741	S17	Circ	uits	0.50			8		14					0°	C to
Storage temperature range	19 821	2 15	8 %	20 %			0.25	1988		8				20	7		-6	35°C	to

recommended operating conditions

		577	N54LS1 N54LS1		A1700	174LS1 174LS1		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH	Of the second se			400			-400	μΑ
Low-level output current, IOL				4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, tw		20			20		89597	ns
	Data input	20			20	-85		ns
Setup time, t _{SU}	Clear inactive-state	25			25			ns
Data hold time, th		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	șt.	177	N54LS N54LS		199	N74LS		UNIT
		13350.00			MIN	TYP	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2		121217	V
VIL	Low-level input voltage						0.7		70-00	0.8	٧
VIK	Input clamp voltage	VCC = MIN,	I _I = -18 mA				-1.5			-1.5	٧
VОН	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,		A	2.5	3.5		2.7	3.5		v
STATE OF THE		VCC = MIN,	V _{1H} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA			0.200		0.35	0,5	v
ц	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V	ė		,	0.1			0.1	mA
Iн	High-level input current	VCC = MAX,	V ₁ = 2.7 V				20			20	μА
IL.	Low-level input current	VCC = MAX,	V _I = 0.4 V				0.4			-0.4	mA
los	Short-circuit output current	V _{CC} = MAX			-20		-100	-20		-100	mA
¥8928		V MAY	C N 2	'LS174		16	26		16	26	
'cc	Supply current	VCC = MAX,	See Note 2	'LS175		11	18	100	11	18	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

DADAMETER	TEST CONDITIONS		'LS174			'LS175	11010	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	רואט
fmax Maximum clock frequency		30	40		30	40		MHz
tpLH Propagation delay time, low-to-high-level output from clear	CL = 15 pF,					20	30	ns
tpHL Propagation delay time, high-to-low-level output from clear	$R_L = 2 k\Omega$,		23	35		20	30	ns
tpLH Propagation delay time, low-to-high-level output from clock	See Note 3	0.00	20	30		13	25	ns
tPHL Propagation delay time, high-to-low-level output from clock			21	30		16	25	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



⁺All typical values are at V_{CC} 5 V, T_A 25 C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock

SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Supply voltage, VCC (see Note 1) .				01.19	20 52	400 00			27435	4		40			xe :			96 SO	ecc - 2	
Input voltage		S :		•		•									33	82		8 13	20 0	5
Input voltage		• •			_ 1 1					*		•				ं	7	0 1		EEOC to 1
Operating free air temperature range:	50154	51/4	4 5	N:54	51/5	CITC	unt												0.5	33 0 10 11
	SNIZA	S17	4 5	N74	S175	Circ	unts				0.000				 					. 0 6 10
	31477	017	٠, ٥		0			50 000	-0			50							100	-65°C to 1
Storage temperature range		* 1		80 12	* *	*: 3		٠		•	•	•	•	•						00 0 10 1

recommended operating conditions

		SN545	174, SN	74, SN54S175		SN74S174, SN74S175			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH				-1			-1	mA	
Low-level output current, IOL				20			20	mA	
Clock frequency, fclock		0		75	0		75	MHz	
Stock Hodgestoff, Glock	Clock	7			7			ns	
Pulse width, t _W	Clear	10			10				
	Data input	5	72		5			ns	
Setup time, t _{su}	Clear inactive-state	5			5				
Data hold time, th			3721		3			ns	
Operating free-air temperature, TA		-65	-	125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	t	MIN	TYP‡	MAX	UNIT
· · · ·	High-level input voltage			2	***		V
VIH	Low-level input voltage					0.8	V
VIL	Input clamp voltage	VCC = MIN, II = -18 mA				-1.2	V
*IK	mpa Clamp vortage	VCC = MIN, VIH = 2 V,	SN54S'	2.5	3.4		V
۷он	High-level output voltage	V _{IL} = 0.8 V, I _{OH} = -1 mA	SN745'	2.7	3.4		ľ
VOL	Low-level output voltage	V _{CC} = MIN, V _{1H} = 2 V, V _{1L} = 0.8 V, I _{OL} = 20 mA				0.5	٧
I _L	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
IIH	High-level input current	V _{CC} = MAX, V _I = 2.7 V				50	-
11L	Low-level input current	V _{CC} = MAX, V ₁ = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
.03			174	1	90	144	mA
1cc	Supply current	VCC = MAX, See Note 2	175	7=	60	96	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		75	110		MHz
tPLH	Propagation delay time, low-to-high-level $\overline{\Omega}$ output from clear (SN54S175, SN74S175 only)	C _L = 15 pF, R ₁ = 280 Ω,		10	15	ns
tPHL	Propagation delay time, high-to-low-level Q output from clear	See Note 3		13	22	ns
tout	Propagation delay time, low-to-high-level output from clock	See Note 3		8	12	ns
tPHL	Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is