

## MC10538

### *Bi-Quinary Counter*

The 10538 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse. Set or Reset input override the clock, allowing asynchronous “set” or “clear”. Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

---

### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

---

*The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*



# Bi-Quinary Counter

**ELECTRICALLY TESTED PER:  
MPG 10538**

The 10538 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or Reset input override the clock, allowing asynchronous "set" or "clear". Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

- 610 mW Max/Pkg (No Load)
- $f_{tog} = 150$  MHz typ
- $t_{pd} = 2.5$  ns typ (20% - 80%)

### PIN ASSIGNMENTS


FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
Q <sub>3</sub>	2	6	3	51 Ω to V <sub>TT</sub>
$\overline{Q}_3$	3	7	4	51 Ω to V <sub>TT</sub>
Q <sub>2</sub>	4	8	5	51 Ω to V <sub>TT</sub>
S <sub>3</sub>	5	9	7	GND
S <sub>2</sub>	6	10	8	GND
C <sub>2</sub>	7	11	9	OPEN
VEE	8	12	10	VEE
Reset	9	13	12	OPEN
S <sub>1</sub>	10	14	13	GND
S <sub>0</sub>	11	15	14	GND
C <sub>1</sub>	12	16	15	OPEN
Q <sub>1</sub>	13	1	17	51 Ω to V <sub>TT</sub>
Q <sub>0</sub>	14	2	18	51 Ω to V <sub>TT</sub>
$\overline{Q}_0$	15	3	19	51 Ω to V <sub>TT</sub>
VCC2	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = - 2.2 V MIN/ - 2.0 V MAX

VEE = - 5.7 V MAX/ - 5.2 V MIN

### LOGIC DIAGRAM



**Military 10538**




### AVAILABLE AS

- 1) JAN: N/A
  - 2) SMD: N/A
  - 3) 883: 10538/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

The letter "M" appears before the slash on LCC.



**BI-QUINARY**

(Clock connected to C2  
and Q3 connected to C1)

COUNT	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>0</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	L	L	L	H
6	H	L	L	H
7	L	H	L	H
8	H	H	L	H
9	L	L	H	H


**BCD**

(Clock connected to C1  
and Q0 Connected to C2)

COUNT	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

3

Clock connected to C<sub>2</sub>



$\overline{Q_0}$  connected to C<sub>2</sub>




Figure 1. Counter State Diagram-Positive Logic





Figure 2. Test Circuit

**NOTES**

1. All input and output cables to the scope are equal lengths of 50  $\Omega$  coaxial cable. Wire length should be 1/4 inch from  $TP_{IN}$  to input pin and  $TP_{OUT}$  to output pin.
2. Unused outputs are connected to a 100  $\Omega$  resistor to ground.
3. 50  $\Omega$  termination located in each scope channel input.
4.  $PW \geq 20$  ns.
5.  $PRR = 1.0$  MHz.
6.  $t_r = t_f = 2.0$  ns  $\pm$  0.2 ns (20% to 80%).
7. Duty Cycle = 50%
8. 50  $\Omega$  resistor in series with 50  $\Omega$  coax constituting the 100  $\Omega$  load.

**Figure 3. Switching Test Circuit Waveforms**

# 10538 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.31	-5.2	-3.2
T <sub>A</sub> = 125 °C	-0.63	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 $\Omega$ to - 2.0 V					
		Subgroup 1		Subgroup 2		Subgroup 3			V <sub>IH1</sub>	V <sub>IL1</sub>	P <sub>1, 2, 3</sub>	V <sub>EE</sub>	V <sub>CC</sub>	P. U. T.
V <sub>OH</sub>	High Output Voltage	-0.93	-0.78	-0.825	-0.63	-1.08	-0.88	V	5, 6, 9 - 11			8	1, 16	2, 3, 4, 13, 15
V <sub>OL</sub>	Low Output Voltage	-1.85	-1.62	-1.82	-1.545	-1.92	-1.655	V	5, 6, 9 - 11			8	1, 16	2, 3, 4, 13, 15
V <sub>OH1</sub>	High Output Voltage	-0.95	-0.78	-0.845	-0.63	-1.10	-0.88	V		5 - 7, 9 - 12	5 - 7, 9 - 12	8	1, 16	2, 3, 4, 13, 15
V <sub>OL1</sub>	Low Output Voltage	-1.85	-1.60	-1.82	-1.525	-1.92	-1.635	V		5 - 7, 9 - 12	5 - 7, 9 - 12	8	1, 16	2, 3, 4, 13, 15
I <sub>EE</sub>	Power Supply Drain Current	-88		-97		-97		mA				8	1, 16	8
I <sub>IH</sub>	Input Current High		220		375		375	$\mu$ A	12			8	1, 16	12
I <sub>IH1</sub>	Input Current High		245		415		415	$\mu$ A	5, 6, 10, 11			8	1, 16	5, 6, 10, 11
I <sub>IH2</sub>	Input Current High		290		495		495	$\mu$ A	7			8	1, 16	7
I <sub>IH3</sub>	Input Current High		410		700		700	$\mu$ A	9			8	1, 16	9
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		$\mu$ A		5 - 7, 9 - 12		8	1, 16	5 - 7, 9 - 12

# 10538 QUIESCENT LIMIT TABLE \*

## • ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to 0.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH1</sub>	V <sub>IL1</sub>	PS1	PS2	VEE	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.31	-5.2	-3.2
T <sub>A</sub> = 125 °C	-0.63	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2
T <sub>A</sub> = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 2.0 V, Output Load = 100 Ω to GND							
Functional Parameters:		Subgroup 9		Subgroup 10		Subgroup 11										
		Min	Max	Min	Max	Min	Max		V <sub>IN</sub>	V <sub>OUT</sub>	V <sub>CC</sub>	VEEL	PS1	PS2	P. U. T.	
t <sub>r</sub>	Rise Time	1.1	4.5	1.1	5.0	1.1	4.7	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>f</sub>	Fall Time	1.1	4.5	1.1	5.0	1.1	4.7	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>pHL</sub>	Propagation Delay C to Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	1.5	5.0	1.5	6.2	1.4	6.2	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>pLH</sub>	Propagation Delay C to Q <sub>0</sub> , Q <sub>0</sub>	1.5	4.8	1.5	5.5	1.4	5.5	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>pHL</sub>	Propagation Delay S to Q	1.5	5.0	1.5	6.2	1.4	5.2	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>pLH</sub>	Propagation Delay R to Q	1.5	5.0	1.5	6.2	1.4	5.5	ns	5, 7, 9, 10	2 - 4, 13 - 15	1, 16	8	6, 10	9, 10	2 - 4, 13 - 15	
t <sub>Tog</sub>	Toggle Frequency	125		125		125		MHz	7, 12	2, 14	1, 16	8		6, 7, 9 - 12	2, 14	


NOTES:



# PACKAGE OUTLINE DIMENSIONS

A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.

### L SUFFIX CERAMIC PACKAGE CASE 620-09




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.81	0.750	0.780
B	6.27	6.98	0.245	0.275
C	4.08	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
F	1.40	1.85	0.055	0.065
G	2.54 BSC		0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.37	7.87	0.290	0.310
M		15°		15°
N	0.51	1.02	0.020	0.040

- NOTES:
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  - PACKAGE INDEX: NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT.
  - DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

### L SUFFIX CERAMIC PACKAGE CASE 623-05


(LW SUFFIX FOR MC10H181 ONLY)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.24	32.77	1.230	1.290
B	12.70	15.49	0.500	0.610
C	4.08	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.27	0.020	0.050

- NOTES:
- DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  - LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).


### P SUFFIX PLASTIC PACKAGE CASE 626-04



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.40	10.16	0.330	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M		10°		10°
N	0.51	0.76	0.020	0.030

- NOTES:
- LEAD POSITIONAL TOLERANCE:  $\pm 0.13 (0.005) \text{ T A } \oplus \text{ B } \ominus$
  - DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  - PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
  - DIMENSIONS A AND B ARE DATUMS.
  - DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

### L SUFFIX CERAMIC PACKAGE CASE 632-08




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.54	0.750	0.785
B	6.23	7.11	0.245	0.280
C	3.94	5.08	0.155	0.200
D	0.38	0.50	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	3.18	4.31	0.125	0.170
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - CONTROLLING DIMENSION: INCH.
  - DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  - DIM M MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

PACKAGE OUTLINE DIMENSIONS (continued)

1


**P SUFFIX  
PLASTIC PACKAGE  
CASE 646-06**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.16	19.56	0.715	0.770
B	6.10	6.90	0.240	0.270
C	3.69	4.09	0.145	0.165
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.29	1.01	0.015	0.039

- NOTES:
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  - DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  - DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  - ROUNDED CORNERS OPTIONAL.

**P SUFFIX  
PLASTIC PACKAGE  
CASE 648-08**




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.80	19.55	0.740	0.770
B	6.35	6.85	0.250	0.270
C	3.69	4.44	0.145	0.175
D	0.39	0.53	0.015	0.021
F	1.02	1.77	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	1.27 BSC		0.050 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.30	0.110	0.130
L	7.50	7.74	0.295	0.305
M	0°	10°	0°	10°
S	0.51	1.01	0.020	0.040

- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - CONTROLLING DIMENSION: INCH.
  - DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  - DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  - ROUNDED CORNERS OPTIONAL.

**P SUFFIX  
PLASTIC PACKAGE  
CASE 649-03**


**(PW SUFFIX  
FOR MC10H181  
ONLY)**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.50	32.13	1.240	1.265
B	13.21	13.72	0.520	0.540
C	4.10	5.21	0.165	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M	—	10°	—	10°
N	0.51	1.02	0.020	0.040
O	0.13	0.38	0.005	0.015
P	0.51	0.76	0.020	0.030

- NOTES:
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  - DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.


**F SUFFIX  
CERAMIC PACKAGE  
CASE 650-05**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	9.90	0.370	0.390
B	6.23	6.80	0.245	0.265
C	1.53	2.15	0.060	0.085
D	0.38	0.48	0.014	0.019
G	1.27 BSC		0.050 BSC	
H	0.64	0.01	0.025	0.040
J	0.11	0.17	0.004	0.007
K	6.35	9.39	0.250	0.370
L	18.93	—	0.745	—
N	—	0.50	—	0.020

- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - CONTROLLING DIMENSION: INCH.
  - DIMENSION "A" AND "B" ALLOW FOR LID MISALIGNMENT, AND GLASS MENISCUS.
  - DIMENSION "H" SHALL BE MEASURED AT THE POINT OF EXIT OF THE LEAD FROM THE BODY.
  - LEAD NUMBER 1 IDENTIFIED BY TAB ON LEAD OR DOT ON COVER.
  - DIMENSION "J" INCLUDES SOLDER LEAD FINISH.
  - LEAD NUMBERS SHOWN FOR REFERENCE ONLY.


**L SUFFIX  
CERAMIC PACKAGE  
CASE 693-02**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.11	10.92	0.359	0.430
B	6.22	6.99	0.245	0.275
C	4.32	5.08	0.170	0.200
D	0.41	0.51	0.016	0.020
F	1.40	1.66	0.055	0.065
G	2.54 BSC		0.100 BSC	
H	1.14	1.65	0.045	0.065
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.37	7.87	0.290	0.310
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- NOTES:  
 1. LEADS WITHIN 0.13 mm (0.005) RAD OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.  
 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.


**P SUFFIX  
PLASTIC PACKAGE  
CASE 707-02**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.22	23.24	0.275	0.915
B	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
F	1.27	1.78	0.050	0.070
G	2.54 BSC		0.100 BSC	
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- NOTES:  
 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.  
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.  
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.


**P SUFFIX  
PLASTIC PACKAGE  
CASE 724-03**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.25	32.13	1.230	1.265
B	6.35	6.86	0.250	0.270
C	3.69	4.44	0.145	0.175
D	0.38	0.51	0.015	0.020
E	1.27 BSC		0.050 BSC	
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
J	0.18	0.30	0.007	0.012
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- NOTES:  
 1. CHAMFERED CONTOUR OPTIONAL.  
 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.  
 3. DIMENSIONS AND TOLERANCES PER ANSI Y14.4M, 1982.  
 4. CONTROLLING DIMENSION: INCH.

**L SUFFIX  
CERAMIC PACKAGE  
CASE 726-04**




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	22.35	23.11	0.880	0.910
B	6.10	7.49	0.240	0.295
C	—	5.08	—	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54 BSC		0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

- NOTES:  
 1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.  
 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.  
 3. DIM "A" & "B" INCLUDES MENISCUS.  
 4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 9, 10, AND 18.

PACKAGE OUTLINE DIMENSIONS (continued)

1


**L SUFFIX  
CERAMIC PACKAGE  
CASE 732-03**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	23.88	25.15	0.940	0.990
B	6.60	7.43	0.260	0.295
C	3.81	5.08	0.150	0.200
D	0.38	0.56	0.015	0.022
F	1.40	1.65	0.055	0.065
G	2.54 BSC		0.100 BSC	
H	0.51	1.27	0.020	0.050
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.25	1.02	0.010	0.040

- NOTES:  
 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.  
 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.  
 3. DIM A AND B INCLUDES MENISCUS.


**P SUFFIX  
PLASTIC PACKAGE  
CASE 738-03**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	25.65	27.17	1.010	1.070
B	6.10	6.60	0.240	0.260
C	3.81	4.57	0.150	0.180
D	0.30	0.55	0.015	0.022
E	1.27 BSC	0.050 BSC		
F	1.27	1.77	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.  
 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.


**D SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751-03**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.196
B	3.90	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.18	0.25	0.007	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

- NOTES:  
 1. DIMENSIONS "A" AND "B" ARE DATUMS AND "T" IS A DATUM SURFACE.  
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 3. CONTROLLING DIM: MILLIMETER.  
 4. DIMENSION "A" AND "B" DO NOT INCLUDE MOLD PROTRUSION.  
 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.



**L SUFFIX  
CERAMIC PACKAGE  
CASE 758-01**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.50	32.64	1.240	1.285
B	7.24	7.75	0.285	0.305
C	3.60	4.44	0.145	0.175
D	0.30	0.53	0.015	0.021
F	1.14	1.57	0.045	0.062
G	2.54 BSC		0.100 BSC	
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	7.62	7.87	0.300	0.310
N	0.51	1.27	0.020	0.050
P	9.14	10.16	0.360	0.400

- NOTES:  
 1. DIMENSION A IS DATUM.  
 2. POSITIONAL TOLERANCE FOR LEADS: 24 PLACES  $\pm 0.25 (0.010) \text{ TIA } \text{M}$ .  
 3. "T" IS SEATING PLANE.  
 4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.  
 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

1



## MECL Logic Surface Mount

### WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size product.

### MECL AVAILABILITY IN SURFACE MOUNT

Motorola is now offering MECL 10K and MECL 10KH in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel. Refer to the Tape and Reel section for ordering details.

### TAPE AND REEL


Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to

the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

### GENERAL INFORMATION

- Reel Size 13 inch (330 mm) Suffix: R2
- Tape Width 16 mm
- Units/Reel 1000

### MECHANICAL POLARIZATION



### ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

#### EXAMPLE:

ORDERING CODE	SHIPMENT METHOD
MC10100FN	Magazines (Rails)
MC10100FNR2	13 inch Tape and Reel
MC10H100FN	Magazines (Rails)
MC10H100FNR2	13 inch Tape and Reel
MC12015D	Magazines (Rails)
MC12015DR2	13 inch Tape and Reel

### DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.

#### Conversion Tables

16 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

24 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
28 PIN PLCC	2	3	4	5	6	7	9	10	11	12	13	14	16	17	18	19	20	21	23	24	25	26	27	28