

# 74F779

# 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

The 74F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins  $(S_0, S_1)$ . The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



April 1988 Revised February 2004

#### 74F779

# 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

#### **General Description**

The 74F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S $_0$ , S $_1$ ). The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.


#### **Features**

- Multiplexed 3-STATE I/O ports
- Built-in lookahead carry capability
- Count frequency 100 MHz typ
- Supply current 80 mA typ
- Available in SOIC (300 mil only)


#### **Ordering Code:**

| Order Number | Package Number | Package Description   |
|--------------|----------------|---|
| 74F779SC     | M16B           | 16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74F779PC     | N16E           | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide      |

#### **Logic Symbol**



#### **Connection Diagram**



# **Unit Loading/Fan Out**

| Pin Names                          | Decemention                             | U.L.         | Input I <sub>IH</sub> /I <sub>IL</sub>  |  |  |
|------------------------------------|---|--------------|---|--|--|
| Pin Names                          | Description                             | HIGH/LOW     | Output I <sub>OH</sub> /I <sub>OL</sub> |  |  |
| I/O <sub>0</sub> –I/O <sub>7</sub> | Data Inputs                             | 0.25/0.33    | 5 μA/–0.2 mA                            |  |  |
|                                    | Data Outputs                            | 75/15 (12.5) | -3 mA/24 mA (20 mA)                     |  |  |
| $S_0, S_1$ $\overline{OE}$         | Select Inputs                           | 0.25/0.33    | 5 μA/–0.2 mA                            |  |  |
| ŌĒ                                 | Output Enable Input (Active LOW)        | 0.25/0.33    | 5 μA/–0.2 mA                            |  |  |
| CET                                | Count Enable Trickle Input (Active LOW) | 0.25/0.33    | 5 μA/–0.2 mA                            |  |  |
| CP                                 | Clock Pulse Input (Active Rising Edge)  | 0.25/0.33    | 5 μA/–0.2 mA                            |  |  |
| TC                                 | Terminal Count Output (Active LOW)      | 25/12.5      | −1 mA/20 mA                             |  |  |

## **Function Table**

| S <sub>1</sub> | S <sub>0</sub> | CET | OE | СР | Function                                       |  |  |  |  |
|----------------|----------------|-----|----|----|--|--|--|--|--|
| Х              | Х              | Х   | Н  | Х  | I/O <sub>0</sub> to I/O <sub>7</sub> in High Z |  |  |  |  |
| Х              | Χ              | Χ   | L  | Χ  | Flip-Flop Outputs Appear on I/O Lines          |  |  |  |  |
| L              | L              | Χ   | Н  | ~  | Parallel Load All Flip-Flops                   |  |  |  |  |
| (No            | t LL)          | Н   | X  | ~  | Hold (TC Held HIGH)                            |  |  |  |  |
| Н              | L              | L   | X  | ~  | Count Up                                       |  |  |  |  |
| L              | Н              | L   | X  | ~  | Count Down                                     |  |  |  |  |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

= LOW-to-HIGH Clock Transition
(Not LL) means S<sub>0</sub> and S<sub>1</sub> should never both be LOW level at the same time.

# Logic Diagram DETAIL A TOGGLE DETAIL A Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$ 

 $\begin{array}{ll} \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current ((Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V)

Storage Temperature

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

| Symbol                             | Parameter                    |                     | Min  | Тур | Max  | Units | v <sub>cc</sub> | Conditions                            |  |
|------------------------------------|------------------------------|---------------------|------|-----|------|-------|-----------------|---------------------------------------|--|
| V <sub>IH</sub>                    | Input HIGH Voltage           |                     | 2.0  |     |      | V     |                 | Recognized as a HIGH Signal           |  |
| V <sub>IL</sub>                    | Input LOW Voltage            |                     |      |     | 8.0  | V     |                 | Recognized as a LOW Signal            |  |
| V <sub>CD</sub>                    | Input Clamp Diode Voltage    |                     |      |     | -1.2 | V     | Min             | I <sub>IN</sub> = -18 mA              |  |
| V <sub>OH</sub>                    | Output HIGH                  | 10% V <sub>CC</sub> | 2.4  |     |      | V     | Min             | 1 2 4                                 |  |
|                                    | Voltage                      | $5\% V_{CC}$        | 2.7  |     |      | V     | IVIII           | $I_{OH} = -3 \text{ mA}$              |  |
| V <sub>OL</sub>                    | Output LOW                   | 10% V <sub>CC</sub> |      |     | 0.5  | V     | Min             | I <sub>OL</sub> = 20 mA               |  |
|                                    | Voltage                      | $5\% V_{CC}$        |      |     | 0.5  | V     | IVIII           | $I_{OL} = 20 \text{ mA}$              |  |
| I <sub>IH</sub>                    | Input HIGH Current           |                     |      |     | 5.0  | μА    | Max             | V <sub>IN</sub> = 2.7V (Non-I/O Pins) |  |
| I <sub>BVI</sub>                   | Input HIGH Current           |                     |      |     | 7.0  |       | Max             | V <sub>IN</sub> = 7.0V (Non-I/O Pins) |  |
|                                    | Breakdown Test               |                     |      |     | 7.0  | μА    | IVIAX           | V <sub>IN</sub> = 7.0V (Non-I/O PINS) |  |
| I <sub>BVIT</sub>                  | Input HIGH Current           |                     |      |     | 0.5  | mA    | Max             | V 5 5 V (VO )                         |  |
|                                    | Breakdown (I/O)              |                     |      |     | 0.5  | mA    | IVIAX           | $V_{IN} = 5.5V (I/O_n)$               |  |
| I <sub>CEX</sub>                   | Output HIGH                  |                     |      |     | 50   |       | Max             | V V                                   |  |
|                                    | Leakage Current              |                     |      |     | 50   | μА    | IVIAX           | $V_{OUT} = V_{CC}$                    |  |
| V <sub>ID</sub>                    | Input Leakage                |                     | 4.75 |     |      | V     | 0.0             | $I_{ID} = 1.9 \mu A$                  |  |
|                                    | Test                         |                     | 4.73 |     |      | V     | 0.0             | All other pins grounded               |  |
| I <sub>OD</sub>                    | Output Leakage               |                     |      |     | 3.75 | μА    | 0.0             | V <sub>IOD</sub> = 150 mV             |  |
|                                    | Circuit Current              |                     |      |     | 3.73 | μА    | 0.0             | All other pins grounded               |  |
| I <sub>ZZ</sub>                    | Bus Drainage Test            |                     |      |     | 500  | μΑ    | 0.0             | V <sub>OUT</sub> = 5.25V              |  |
| I <sub>IL</sub>                    | Input LOW Current            |                     |      |     | -0.2 | mA    | Max             | V <sub>IN</sub> = 0.5V (Non I/O Pins) |  |
| I <sub>IH</sub> + I <sub>OZH</sub> | Output Leakage Current       |                     |      |     | 70   | μΑ    | Max             | $V_{OUT} = 2.7V (I/O_n)$              |  |
| I <sub>IL</sub> + I <sub>OZL</sub> | Output Leakage Current       |                     |      |     | -200 | μΑ    | Max             | $V_{OUT} = 0.5V (I/O_n)$              |  |
| Ios                                | Output Short-Circuit Current |                     | -60  |     | -150 | mA    | Max             | V <sub>OUT</sub> = 0V                 |  |
| I <sub>CCH</sub>                   | Power Supply Current         |                     |      |     | 90   | mA    | Max             | V <sub>O</sub> = HIGH                 |  |
| I <sub>CCL</sub>                   | Power Supply Current         |                     |      |     | 105  | mA    | Max             | $V_O = LOW$                           |  |
| I <sub>CCZ</sub>                   | Power Supply Current         |                     |      |     | 110  | mA    | Max             | V <sub>O</sub> = HIGH Z               |  |

## **AC Electrical Characteristics**


| Symbol           | Parameter               | $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ |     |      | $T_A = 0$ °C to +70°C<br>$V_{CC} = +5.0$ V<br>$C_L = 50$ pF |      | Units |  |
|------------------|-------------------------|---|-----|------|---|------|-------|--|
|                  |                         | Min   | Тур | Max  | Min   | Max  | •     |  |
| f <sub>MAX</sub> | Maximum Clock Frequency | 100   | 105 |      | 90  |      |       |  |
| t <sub>PLH</sub> | Propagation Delay       | 3.0   | 5.0 | 8.0  | 3.0   | 8.5  | no    |  |
| t <sub>PHL</sub> | CP to I/O <sub>n</sub>  | 5.0   | 7.5 | 11.0 | 5.0   | 11.0 | ns    |  |
| t <sub>PLH</sub> | Propagation Delay       | 5.0   | 7.5 | 9.0  | 5.0   | 10.0 | ns    |  |
| t <sub>PHL</sub> | CP to TC                | 5.0   | 9.3 | 10.5 | 5.0   | 11.5 | 115   |  |
| t <sub>PLH</sub> | Propagation Delay       | 2.5   | 3.8 | 5.5  | 2.5   | 6.0  | ne    |  |
| t <sub>PHL</sub> | CET to TC               | 4.5   | 6.1 | 8.0  | 4.5   | 8.5  | ns    |  |
| t <sub>PLH</sub> | Propagation Delay       | 3.5   | 6.5 | 12.0 | 3.5   | 13.0 | no    |  |
| t <sub>PHL</sub> | SN to TC                | 3.5   | 7.5 | 12.0 | 3.5   | 13.0 | ns    |  |
| t <sub>PZH</sub> | Output Enable Time      | 3.0   | 5.0 | 7.0  | 3.0   | 8.0  | no    |  |
| t <sub>PZL</sub> | OE to I/O <sub>n</sub>  | 5.0   | 8.0 | 10.0 | 5.0   | 10.5 | ns    |  |
| t <sub>PHZ</sub> | Output Disable Time     | 1.0   | 4.0 | 6.5  | 1.0   | 7.0  | ns    |  |
| t <sub>PLZ</sub> | OE to I/O <sub>n</sub>  | 1.0   | 3.7 | 6.5  | 1.0   | 7.0  | 115   |  |

# **AC Operating Requirements**

|                    | Parameter              | T <sub>A</sub> = +25°C                       |     | T <sub>A</sub> = 0°C to +70°C |     | Units |  |
|--------------------|------------------------|--|-----|-------------------------------|-----|-------|--|
| Symbol             |                        | $\textbf{V}_{\textbf{CC}} = +5.0 \textbf{V}$ |     | $V_{CC} = +5.0V$              |     |       |  |
|                    |                        | Min  | Max | Min                           | Max |       |  |
| t <sub>S</sub> (H) | Setup Time             | 5.0  |     | 5.0                           |     | ns    |  |
| t <sub>S</sub> (L) | I/O <sub>n</sub> to CP | 5.0  |     | 5.0                           |     | 115   |  |
| t <sub>H</sub> (H) | Hold Time              | 0.0  |     | 0.0                           |     | ns    |  |
| t <sub>H</sub> (L) | I/O <sub>n</sub> to CP | 0.0  |     | 0.0                           |     | 115   |  |
| t <sub>S</sub> (H) | Setup Time             | 9.5  |     | 10.0                          |     | ns    |  |
| t <sub>S</sub> (L) | S <sub>n</sub> to CP   | 9.5  |     | 10.0                          |     | 115   |  |
| t <sub>H</sub> (H) | Hold Time              | 0.0  |     | 0.0                           |     | ns    |  |
| t <sub>H</sub> (L) | S <sub>n</sub> to CP   | 0.0  |     | 0.0                           |     | 115   |  |
| t <sub>S</sub> (H) | Setup Time             | 7.0  |     | 7.0                           |     | ns    |  |
| t <sub>S</sub> (L) | CET to CP              | 7.0  |     | 7.0                           |     | 115   |  |
| t <sub>H</sub> (H) | Hold Time              | 0.0  |     | 0.0                           |     | ns    |  |
| t <sub>H</sub> (L) | CET to CP              | 0.0  |     | 0.0                           |     | IIS   |  |
| t <sub>W</sub> (H) | Clock Pulse Width      | 4.0  |     | 4.0                           |     | ns    |  |
| t <sub>W</sub> (L) | HIGH or LOW            | 4.0  |     | 4.0                           |     | 113   |  |

# 

N16E (REV F)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

0.050 ± 0.010

(1.270 ± 0.254)

0.100 ± 0.010

 $(2.540 \pm 0.254)$ 

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

0.014 - 0.023

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(0.325 +0.040 -0.015

(8.255 **+**1.016 **-**0.381

www.fairchildsemi.com