INTEGRATED CIRCUITS

DATA SHEET

74LVT16543A

3.3V LVT 16-bit registered transceiver (3-State)

Product specification Supersedes data of 19 IC23 Data Handbook





3.3V 16-bit registered transceiver (3-State)

74LVT16543A

FEATURES

- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16543A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

The 74LVT16543A contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable (nEAB) input and the A-to-B Latch Enable (nEAB) input are Low, the A-to-B path is transparent.

A subsequent Low-to-High transition of the nLEAB signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With nEAB and nOEAB both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the $n\overline{\text{EBA}}$, $n\overline{\text{LEBA}}$, and $n\overline{\text{OEBA}}$ inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	PARAMETER CONDITIONS $T_{amb} = 25^{\circ}C; GND = 0V$					
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50pF;$ $V_{CC} = 3.3V$	2.2	ns			
C _{IN}	Input capacitance control pins	$V_1 = 0V \text{ or } 3.0V$	3	pF			
C _{I/O}	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V$ or 3.0V	9	pF			
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	70	μΑ			

ORDERING INFORMATION

ONDERNING INTO ORMATION				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT16543A DL	VT16543A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16543A DGG	VT16543A DGG	SOT364-1


LOGIC SYMBOL (IEEE/IEC)




3.3V 16-bit registered transceiver (3-State)

74LVT16543A

PIN CONFIGURATION



LOGIC SYMBOL




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	A Data inputs/outputs
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40,38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	B Data inputs/outputs
1, 56 28, 29	1 <u>OEAB</u> , 1 <u>OEBA,</u> 2 <u>OEAB</u> , 2 <u>OEBA</u>	A to B / B to A Output Enable inputs (active-Low)
3, 54 26, 31	1 <u>EAB,</u> 1 <u>EBA,</u> 2EAB, 2EBA	A to B / B to A Enable inputs (active-Low)
2, 55 27, 30	1LEAB, 1LEBA, 2LEAB, 2LEBA	A to B / B to A Latch Enable inputs (active-Low)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

3.3V 16-bit registered transceiver (3-State)

74LVT16543A

LOGIC DIAGRAM



FUNCTION TABLE

	INP	JTS		OUTPUTS	STATUS
nOEXX	nEXX	nLEXX	nAx or nBx	nBx or nAx	STATUS
Н	Х	X	Х	Z	Disabled
X	Н	Χ	X	Z	Disabled
L L	↑	L L	h I	Z Z	Disabled + Latch
L L	L L	↑	h I	H	Latch + Display
L L	L L	L	ΗL	ΗL	Transparent
L	L	Н	Х	NC	Hold

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High transition of nEXX or nEXX (XX = AB or BA)

L = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High transition of $n\overline{LEXX}$ or $n\overline{EXX}$ (XX = AB or BA)

X = Don't care

 \uparrow = Low-to-High transition of n \overline{LEXX} or n \overline{EXX} (XX = AB or BA)

NC= No change

Z = High impedance or "off" state

3.3V 16-bit registered transceiver (3-State)

74LVT16543A

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage ³		-0.5 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
	DC quitaut quireat	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
STWIBUL	PARAMETER	MIN	MAX	UNII
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
,	Low-level output current		32	mA
l _{OL}	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	IIIA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V 16-bit registered transceiver (3-State)

74LVT16543A

DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	-40°C to	+85°C	UNIT
				MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA			-0.85	-1.2	V
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$	V _{CC} -0.2	V _{CC}			
V_{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA		2.4	2.54		V
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.36		
		$V_{CC} = 2.7V; I_{OL} = 100\mu A$		0.07	0.2		
		V _{CC} = 2.7V; I _{OL} = 24mA	$V_{CC} = 2.7V; I_{OL} = 24mA$				
V_{OL}	Low-level output voltage	/ _{CC} = 3.0V; I _{OL} = 16mA			0.2	0.4	V
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 64mA			0.35	0.55	
V _{RST}	Power-up output low voltage ⁵	$V_{CC} = 3.6V$; $I_{O} = 1mA$; $V_{I} = GND$ or V_{CC}			0.13	0.55	V
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Comtant mine		0.1	±1	
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		0.1	10	
II	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V			0.5	20	μА
		$V_{CC} = 3.6V; V_I = V_{CC}$	I/O Data pins ⁴		0.5	10	
		$V_{CC} = 3.6V; V_I = 0$]		1.0	- 5	
I _{OFF}	Output off current	$V_{CC} = 0V$; V_I or $V_O = 0$ to 4.5V			1.0	±100	μΑ
		V _{CC} = 3V; V _I = 0.8V		75	130		
I_{HOLD}	Bus Hold current A or B outputs ⁷	V _{CC} = 3V; V _I = 2.0V		- 75	-140		μΑ
	,	$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
I_{EX}	Current into an output in the High state when V _O > V _{CC}	$V_O = 5.5V$; $V_{CC} = 3.0V$			45	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GN$ OE/ \overline{OE} = Don't care	D or V _{CC} ;		35	±100	μА
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC} , $I_{O} = 0$			0.07	0.12	
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or	V _{CC} , I _O = 0		4.5	6	mA
I _{CCZ}		$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GN$ $I_{O} = 0^6$	D or V _{CC} ,		0.07	0.12	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	SV,		0.1	0.2	mA

- All typical values are at V_{CC} = 3.3V and .
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
 Unused pins at V_{CC} or GND.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
 I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
 This is the bus hold overdrive current required to force the input to the opposite logic state.

- 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V 16-bit registered transceiver (3-State)

74LVT16543A

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

				L	IMITS		UNIT ns ns ns
SYMBOL	PARAMETER	WAVEFORM	Vcc	; = 3.3V ±0).3V	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MAX	MAX	
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	2	1.0 1.0	2.2 2.2	3.7 3.7	4.4 4.4	ns
t _{PLH}	Propagation delay nLEBA to nAx, nLEAB to nBx	1 2	1.5 1.5	2.7 2.7	4.8 4.8	6.2 6.2	ns
t _{PZH}	Output enable time nOEBA to nAx, nOEAB to nBx	4 5	1.5 1.5	2.8 2.6	4.6 5.0	6.1 6.6	ns
t _{PHZ}	Output disable time nOEBA to nAx, nOEAB to nBx	4 5	2.0 2.0	3.1 3.2	5.2 4.6	5.7 4.7	ns
t _{PZH}	Output enable time nEBA to nAx, nEAB to nBx	4 5	1.5 1.5	2.9 2.6	4.8 5.1	6.1 6.6	ns
t _{PHZ} t _{PLZ}	Output disable time nEBA to nAx, nEAB to nBx	4 5	2.0 2.0	3.1 3.2	5.1 4.3	5.7 4.5	ns

NOTE:


AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5 ns$; $C_L = 50 pF$; $R_L = 500 \Omega$; $T_{amb} = -40 ^{\circ} C$ to $+85 ^{\circ} C$.


				LIMITS		UNIT
SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.3V ±0.3V		V _{CC} = 2.7V	UNIT
			MIN	TYP	MIN	
t _s (H) t _s (L)	Setup time nAx to nLEAB, nBx to nLEBA	3	0.8 1.0	0.4 0.1	0.5 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nLEAB, nBx to nLEBA	3	1.0 1.2	0.2 0.4	0.5 1.3	ns
t _s (H) t _s (L)	Setup time nAx to nEAB, nBx to nEBA	3	0.7 1.3	0.1 0.1	0.4 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nEAB, nBx to nEBA	3	1.2 1.3	0.2 0.4	0.8 1.4	ns
t _W (L)	Latch enable pulse width, Low	3	1.8	1.0	1.8	ns

AC WAVEFORMS

 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V



Waveform 1. Propagation Delay For Inverting Output




Waveform 2. Propagation Delay For Non-Inverting Output


^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3.3V 16-bit registered transceiver (3-State)


74LVT16543A



Waveform 3. Data Setup and Hold Times and Latch Enable
Pulse Width




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t _{PHZ} /t _{PZH}	GND
t _{PLZ} /t _{PZL}	6V
t _{PLH} /t _{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$ of pulse generators.

FAMILY	IN	INPUT PULSE REQUIREMENTS								
FAMILI	Amplitude	Rep. Rate	t _W	t _R	t _F					
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns					

Input Pulse Definition


SW00003

3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT371-1		MO-118AB				93-11-02 95-02-04

3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



DIMENSIONS (mm are the original dimensions).

D E.110	10110 (1	iiiii aic	ine ong	illiai alli	101101011	٠,٠												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT364-1		MO-153EE				-93-02-03 95-02-10

3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

NOTES

3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03558

Let's make things better.

Philips Semiconductors



