
EM78P346N

**8-Bit Microprocessor
with OTP ROM**

**Product
Specification**

DOC. VERSION 1.3

ELAN MICROELECTRONICS CORP.


March 2013



Trademark Acknowledgments:

IBM is a registered trademark and PS/2 is a trademark of IBM.

Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo  are trademarks of ELAN Microelectronics Corporation.

Copyright © 2007~2013 by **ELAN Microelectronics Corporation**

All Rights Reserved

Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



ELAN MICROELECTRONICS CORPORATION

Headquarters:

No. 12, Innovation 1st Road
Hsinchu Science Park
Hsinchu, TAIWAN 30076
Tel: +886 3 563-9977
Fax: +886 3 563-9966
webmaster@emc.com.tw
<http://www.emc.com.tw>

Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd.
Flat A, 19F., World Tech Centre 95
How Ming Street, Kwun Tong
Kowloon, HONG KONG
Tel: +852 2723-3376
Fax: +852 2723-7780

USA:

Elan Information Technology Group (U.S.A.)
PO Box 601
Cupertino, CA 95015
U.S.A.
Tel: +1 408 366-8225
Fax: +1 408 366-8225

Korea:**Elan Korea Electronics Company, Ltd.**

301 Dong-A Building
632 Kojan-Dong, Namdong-ku
Incheon City, KOREA
Tel: +82 32 814-7730
Fax: +82 32 813-7730

Shenzhen:**Elan Microelectronics Shenzhen, Ltd.**

8A Floor, Microprofit Building
Gaoxin South Road 6
Shenzhen Hi-tech Industrial Park
South Area, Shenzhen
CHINA 518057
Tel: +86 755 2601-0565
Fax: +86 755 2601-0500
elan-sz@elanic.com.cn

Shanghai:**Elan Microelectronics Shanghai, Ltd.**

6F, Ke Yuan Building
No. 5 Bibo Road
Zhangjiang Hi-Tech Park
Shanghai, CHINA 201203
Tel: +86 21 5080-3866
Fax: +86 21 5080-0273
elan-sh@elan.com.cn

Contents

1	General Description	1
2	Features	1
3	Pin Assignment	2
4	Pin Description	3
4.1	EM78P346ND18/SO18	3
4.2	EM78P346ND20/SO20/SS20	4
4.3	EM78P346NK24/SO24/SS24.....	5
5	Block Diagram	6
6	Functional Description	7
6.1	Operational Registers.....	7
6.1.1	R0 (Indirect Addressing Register)	7
6.1.2	R1 (Time Clock/Counter).....	7
6.1.3	R2 (Program Counter) and Stack	7
6.1.3.1	Data Memory Configuration	9
6.1.4	R3 (Status Register).....	10
6.1.5	R4 (RAM Select Register).....	10
6.1.6	Bank 0 R5 ~ R7 (Port 5 ~ Port 7)	10
6.1.7	Bank 0 R8 (AISR: ADC Input Select Register).....	11
6.1.8	Bank 0 R9 (ADCON: ADC Control Register)	12
6.1.9	Bank 0 RA (ADOC: ADC Offset Calibration Register).....	13
6.1.10	Bank 0 RB (ADDATA: Converted Value of ADC)	14
6.1.11	Bank 0 RC (ADDATA1H: ADC Converted Value).....	14
6.1.12	Bank 0 RD (ADDATA1L: ADC Converted Value)	14
6.1.13	Bank 0 RE (WUCR: Wake- up Control Register)	14
6.1.14	Bank 0 RF (Interrupt Status Register)	16
6.1.15	Bank 1 R5 (PRDxH: PWM 1, 2, 3 High Period Register).....	16
6.1.16	Bank 1 R6 (LVD Control Register)	17
6.1.17	Bank 1 R7 (Output Sink Select Control Register)	18
6.1.18	Bank 1 R8 (Pull-down Control Register)	19
6.1.19	Bank 1 R9 (Pull-down Control Register)	20
6.1.20	Bank 1 RA (Open-drain Control Register).....	20
6.1.21	Bank 1 RB (Open-drain Control Register).....	21
6.1.22	Bank 1 RC (Pull-high Control Register)	21
6.1.23	Bank 1 RD (Pull-high Control Register)	22
6.1.24	Bank 1 RE (Option Control bits, Only for ICE)	22
6.1.25	R10 ~ R3F	22
6.2	Special Purpose Registers	23
6.2.1	A (Accumulator).....	23
6.2.2	CONT (Control Register).....	23



6.2.3	IOC50 ~ IOC70 (I/O Port Control Register)	24
6.2.4	IOC80 (PWMCON: PWM Control Register).....	24
6.2.5	IOC90 (TMRCON: Timer Control Register).....	25
6.2.6	IOCA0 (CMPCON: Comparator Control Register).....	26
6.2.7	IOCB0 (Pull-down Control Register)	26
6.2.8	IOCC0 (Open-drain Control Register).....	27
6.2.9	IOCD0 (Pull-high Control Register).....	27
6.2.10	IOCE0 (WDT Control Register).....	28
6.2.11	IOCF0 (Interrupt Mask Register).....	29
6.2.12	IOC51 (PRD1L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Time Period).....	30
6.2.13	IOC61 (PRD2L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Time Period).....	30
6.2.14	IOC71 (PRD3L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Time Period).....	30
6.2.15	IOC81 (DT1L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Duty Cycle)	30
6.2.16	IOC91 (DT2L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Duty Cycle)	30
6.2.17	IOCA1 (DT3L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Duty Cycle).....	30
6.2.18	IOCB1 (DTH: Most Significant Bits of PWM Duty Cycle).....	30
6.2.19	IOCC1 (TMR1L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Timer)	31
6.2.20	IOCD1 (TMR2L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Timer)	31
6.2.21	IOCE1 (TMR3L: Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Timer)	31
6.2.22	IOCF1 (TMRH: Most Significant Bits of PWM Timer)	31
6.3	TCC/WDT and Prescaler.....	31
6.4	I/O Ports	33
6.4.1	Usage of Port 6 Input Change Wake-up/Interrupt Function	35
6.5	Reset and Wake-up.....	36
6.5.1	Reset and Wake-up Operation.....	36
6.5.1.1	Wake-up and Interrupt Modes Operation Summary	39
6.5.1.2	Register Initial Values after Reset	42
6.5.1.3	Controller Reset Block Diagram.....	48
6.5.2	T and P Status under Status Register	48
6.6	Interrupt.....	49
6.7	Analog-to-Digital Converter (ADC).....	51
6.7.1	ADC Control Register (AISR/R8, ADCON/R9, ADOC/RA)	52
6.7.1.1	R8 (AISR: ADC Input Select Register).....	52
6.7.1.2	R9 (ADCON: ADC Control Register).....	53
6.7.1.3	RA (ADOC: ADC Offset Calibration Register).....	54
6.7.2	ADC Data Register (ADDATA/RB, ADDATA1H/RC, ADDATA1L/RD)	54
6.7.3	ADC Sampling Time.....	55
6.7.4	AD Conversion Time	55
6.7.5	ADC Operation during Sleep Mode.....	55
6.7.6	Programming Process/Considerations.....	56
6.7.6.1	Programming Process.....	56
6.7.6.2	Sample Demo Programs	56
6.8	Dual Sets of PWM (Pulse Width Modulation).....	58
6.8.1	Overview	58



6.8.2	Increment Timer Counter (TMRX: TMR1H/TWR1L, TMR2H /TWR2L, or TMR3H/TWR3L)	59
6.8.3	PWM Time Period (PRDX: PRD1 or PRD2)	59
6.8.4	PWM Duty Cycle (DTX: DT1H/ DT1L, DT2H/ DT2L and DT3H/DT3L; DLX: DL1H/DL1L, DL2H/DL2L and DL3H/DL3L)	60
6.8.5	Comparator X	60
6.8.6	PWM Programming Process/Steps	60
6.9	Timer	60
6.9.1	Overview	60
6.9.2	Functional Description	61
6.9.3	Programming the Related Registers	62
6.9.3.1	Related Control Registers of TMR1, TMR2, and TMR3	62
6.9.4	Timer Programming Process/Steps	62
6.10	Comparator	62
6.10.1	External Reference Signal	63
6.10.2	Comparator Outputs	63
6.10.3	Using Comparator as an Operation Amplifier	64
6.10.4	Comparator Interrupt	64
6.10.5	Wake-up from Sleep Mode	64
6.11	Oscillator	64
6.11.1	Oscillator Modes	64
6.11.2	Crystal Oscillator/Ceramic Resonators (Crystal)	65
6.11.3	External RC Oscillator Mode	66
6.11.4	Internal RC Oscillator Mode	67
6.12	Power-on Considerations	68
6.12.1	External Power-on Reset Circuit	68
6.12.2	Residual Voltage Protection	69
6.13	Code Option	69
6.13.1	Code Option Register (Word 0)	70
6.13.2	Code Option Register (Word 1)	71
6.13.3	Code Option and Customer ID Register (Word 2)	72
6.14	Low Voltage Detector	73
6.14.1	Low Voltage Reset	73
6.14.2	Low Voltage Detector	73
6.14.2.1	Bank 1 R6 (LVD Control Register)	73
6.14.3	Programming Process	74
6.15	Instruction Set	75
7	Absolute Maximum Ratings	78
8	DC Electrical Characteristics	78
8.1	AD Converter Characteristics	80
8.2	Comparator (OP) Characteristics	81
8.3	Device Characteristics	81



9 AC Electrical Characteristics 97

10 Timing Diagrams 98

APPENDIX

A Package Type 99

B Package Information..... 100

B.1 EM78P346ND18 100

B.2 EM78P346NSO18 101

B.3 EM78P346ND20 102

B.4 EM78P346NSO20 103

B.5 EM78P346NSS20 104

B.6 EM78P346NK24 105

B.7 EM78P346NSO24 106

C Quality Assurance and Reliability 107

C.1 Address Trap Detect..... 107

D Comparison between V-Package and R-Package 108

EM78P345/6/7N-V Package Version 108

EM78P345/6/7N-R Package Version 108

E Ordering and Manufacturing Information..... 109

Specification Revision History

Doc. Version	Revision Description	Date
0.9	Preliminary version	2007/05
1.0	Initial pre-released version	2007/12/25
1.1	Modified Type 1 and Type 0 description for code option	2008/10/31
1.2	Added Section 8.3 <i>Device Characteristics</i>	2011/04/21
1.3	1. Added Ordering and Manufacturing Information. 2. Added LVR specifications	2013/03/26

Item	EM78P346N
Level Voltage Reset	4.1V, 3.7V, 2.8V
Crystal mode	DC ~ 16 MHz, 4.5V
Operating frequency range	DC ~ 8 MHz, 3.0V DC ~ 4 MHz, 2.1V
IRC mode	10 μs
Wake-up time (Sleep mode → Normal mode)	Condition: 5V, 4 MHz
Code Option	With Code Option NRM



1 General Description

The EM78P346N is an 8-bit microprocessor designed and developed with low-power and high-speed CMOS technology. It has as an on-chip 4K×13-bit Electrical One Time Programmable Read Only Memory (OTP-ROM). It provides a protection bit to prevent intrusion of user's OTP memory code. Three Code option bits are also available to meet user's requirements.

With its enhanced OTP-ROM feature, the device provides a convenient way of developing and verifying user's programs. Moreover, this OTP device offers the advantages of easy and effective program updates, using development and programming tools. User can avail of the ELAN Writer to easily program his development code.

2 Features

- CPU configuration
 - 4K×13 bits on-chip ROM
 - 144×8 bits on-chip registers (SRAM)
 - 8-level stacks for subroutine nesting
 - Four programmable Level Voltage Detector (LVD) : 4.5V, 4.0V, 3.3V, 2.3V
 - Three programmable Level Voltage Reset (LVR) : 4.1V, 3.7V, 2.4V
 - Less than 1.5 mA at 5V/4MHz
 - Typically 15 μ A, at 3V/32kHz
 - Typically 2 μ A, during sleep mode
- I/O port configuration
 - Three bidirectional I/O ports
 - Wake-up port : P6
 - 21 programmable pull-down I/O pins
 - 21 programmable pull-high I/O pins
 - 22 programmable open-drain I/O pins
 - Four programmable high-sink I/O pins
 - External interrupt : P50
- Operating voltage range:
 - 2.1V~5.5V at 0°C~70°C (commercial)
 - 2.3V~5.5V at -40°C~85°C (industrial)
- Operating frequency range (base on two clocks):
 - Crystal mode: DC ~ 16 MHz, 4.5V
DC ~ 8 MHz, 3V; DC ~ 4 MHz, 2.1V
 - RC mode: DC ~ 16 MHz, 4.5V;
DC ~ 12 MHz, 4V; DC ~ 4 MHz, 2.1V
 - Internal RC Drift Rate (Ta=25°C, VDD=5V \pm 5%, VSS=0V)
- Fast set-up time requires only 0.8 ms (HXT2, 4 MHz) in high Crystal and 32 CLKS in IRC mode from wake up to operating mode
- Peripheral configuration
 - 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
 - 8-bit multi-channel Analog-to-Digital Converter with 12-bit resolution in Vref mode
 - Three Pulse Width Modulation (PWM) with 10-bit resolution
 - One pair of comparator (offset voltage: 5mV)
 - One pair of OP (offset voltage: 5 mV)
 - Power-down (Sleep) mode
 - High EFT immunity (4 MHz, 4 clocks)
- Seven available interrupts
 - TCC overflow interrupt
 - Input-port status changed interrupt (wake up from sleep mode)
 - External interrupt
 - ADC completion interrupt
 - PWM period match completion
 - Comparator high/low interrupt
 - Low voltage detector interrupt
- Programmable free running Watchdog Timer
 - Watchdog Timer: 16.5ms \pm 5% with Vdd =5V at 25°C, Temperature range \pm 5% (-40°C ~+85°C)
 - Watchdog Timer: 18ms \pm 5% with Vdd =3V at 25°C, Temperature range \pm 5% (-40°C~+85°C)
 - Two clocks per instruction cycle
- Package Type:
 - 18-pin DIP 300mil : EM78P346ND18J/S
 - 18-pin SOP 300mil : EM78P346NSO18J/S
 - 20-pin DIP 300mil : EM78P346ND20J/S
 - 20-pin SOP 300mil : EM78P346NSO20J/S
 - 20-pin SSOP 209mil : EM78P346NSS20J/S
 - 24-pin skinny DIP 300mil : EM78P346NK24J/S
 - 24 pin SOP 300mil : EM78P346NSO24J/S
 - 24 pin SSOP 150mil : EM78P346NSS24J/S

Internal RC Frequency	Drift Rate			
	Temperature (-40°C +85°C)	Voltage (2.3V~5.5V)	Process	Total
455kHz	\pm 5%	\pm 5%	\pm 4%	\pm 14%
1 MHz	\pm 5%	\pm 5%	\pm 4%	\pm 14%
4 MHz	\pm 5%	\pm 5%	\pm 4%	\pm 14%
16 MHz	\pm 5%	\pm 5%	\pm 4%	\pm 14%

- All the four main frequencies can be trimmed by programming with four calibrated bits in the ICE346N Simulator. OTP is auto trimmed by ELAN Writer.

Note: These are Green products which do not contain hazardous substances.